



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 3456 |
| Number of Logic Elements/Cells | 15552 |
| Total RAM Bits | 294912 |
| Number of I/O | 316 |
| Number of Gates | 985882 |
| Voltage - Supply | 1.71V ~ 1.89V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 432-LBGA Exposed Pad, Metal |
| Supplier Device Package | 432-MBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcv600e-8bg432c |

For in-circuit debugging, an optional download and read-back cable is available. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the

logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.

Configuration

Virtex-E devices are configured by loading configuration data into the internal configuration memory. Note that attempting to load an incorrect bitstream causes configuration to fail and can damage the device.

Some of the pins used for configuration are dedicated pins, while others can be re-used as general purpose inputs and outputs once configuration is complete.

The following are dedicated pins:

- Mode pins (M2, M1, M0)
- Configuration clock pin (CCLK)
- PROGRAM pin
- DONE pin
- Boundary Scan pins (TDI, TDO, TMS, TCK)

Depending on the configuration mode chosen, CCLK can be an output generated by the FPGA, or can be generated externally and provided to the FPGA as an input. The PROGRAM pin must be pulled High prior to reconfiguration.

Note that some configuration pins can act as outputs. For correct operation, these pins require a V_{CCO} of 3.3 V or 2.5 V. At 3.3 V the pins operate as LVTTL, and at 2.5 V they

operate as LVCMS. All affected pins fall in banks 2 or 3. The configuration pins needed for SelectMap (CS, Write) are located in bank 1.

Configuration Modes

Virtex-E supports the following four configuration modes.

- Slave-serial mode
- Master-serial mode
- SelectMAP mode
- Boundary Scan mode (JTAG)

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to configuration. The selection codes are listed in [Table 8](#).

Configuration through the Boundary Scan port is always available, independent of the mode selection. Selecting the Boundary Scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected. However, it is recommended to drive the configuration mode pins externally.

Table 8: Configuration Codes

| Configuration Mode | M2 ⁽¹⁾ | M1 | M0 | CCLK Direction | Data Width | Serial D _{out} | Configuration Pull-ups ⁽¹⁾ |
|--------------------|-------------------|----|----|----------------|------------|-------------------------|---------------------------------------|
| Master-serial mode | 0 | 0 | 0 | Out | 1 | Yes | No |
| Boundary Scan mode | 1 | 0 | 1 | N/A | 1 | No | No |
| SelectMAP mode | 1 | 1 | 0 | In | 8 | No | No |
| Slave-serial mode | 1 | 1 | 1 | In | 1 | Yes | No |
| Master-serial mode | 1 | 0 | 0 | Out | 1 | Yes | Yes |
| Boundary Scan mode | 0 | 0 | 1 | N/A | 1 | No | Yes |
| SelectMAP mode | 0 | 1 | 0 | In | 8 | No | Yes |
| Slave-serial mode | 0 | 1 | 1 | In | 1 | Yes | Yes |

Notes:

1. M2 is sampled continuously from power up until the end of the configuration. Toggling M2 while INIT is being held externally Low can cause the configuration pull-up settings to change.

The voltage reference signal is “banked” within the Virtex-E device on a half-edge basis such that for all packages there are eight independent V_{REF} banks internally. See [Figure 38](#) for a representation of the Virtex-E I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a V_{REF} input. After placing a differential amplifier input signal within a given V_{REF} bank, the same external source must drive all I/O pins configured as a V_{REF} input.

IBUF placement restrictions require that any differential amplifier input signals within a bank be of the same standard. How to specify a specific location for the IBUF via the LOC property is described below. [Table 19](#) summarizes the Virtex-E input standards compatibility requirements.

An optional delay element is associated with each IBUF. When the IBUF drives a flip-flop within the IOB, the delay element by default activates to ensure a zero hold-time requirement. The NODELAY=TRUE property overrides this default.

When the IBUF does not drive a flip-flop within the IOB, the delay element de-activates by default to provide higher performance. To delay the input signal, activate the delay element with the DELAY=TRUE property.

Table 19: Xilinx Input Standards Compatibility Requirements

| | |
|--------|--|
| Rule 1 | Standards with the same input V_{CCO} , output V_{CCO} , and V_{REF} can be placed within the same bank. |
|--------|--|




Figure 38: Virtex-E I/O Banks

IBUFG

Signals used as high fanout clock inputs to the Virtex-E device should drive a global clock input buffer (IBUFG) via an external input port in order to take advantage of one of the four dedicated global clock distribution networks. The output of the IBUFG should only drive a CLKDLL,

CLKDLLHF, or BUFG symbol. The generic Virtex-E IBUFG symbol appears in [Figure 39](#).




Figure 39: Virtex-E Global Clock Input Buffer (IBUFG) Symbol

The extension to the base name determines which I/O standard is used by the IBUFG. With no extension specified for the generic IBUFG symbol, the assumed standard is LVTTL.

The following list details variations of the IBUFG symbol.

- IBUFG
- IBUFG_LVCMOS2
- IBUFG_PCI33_3
- IBUFG_PCI66_3
- IBUFG_GTL
- IBUFG_GTLP
- IBUFG_HSTL_I
- IBUFG_HSTL_III
- IBUFG_HSTL_IV
- IBUFG_SSTL3_I
- IBUFG_SSTL3_II
- IBUFG_SSTL2_I
- IBUFG_SSTL2_II
- IBUFG_CTT
- IBUFG_AGP
- IBUFG_LVCMOS18
- IBUFG_LVDS
- IBUFG_LVPECL

When the IBUFG symbol supports an I/O standard that requires a differential amplifier input, the IBUFG automatically configures as a differential amplifier input buffer. The low-voltage I/O standards with a differential amplifier input require an external reference voltage input V_{REF} .


The voltage reference signal is “banked” within the Virtex-E device on a half-edge basis such that for all packages there are eight independent V_{REF} banks internally. See [Figure 38](#) for a representation of the Virtex-E I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a V_{REF} input. After placing a differential amplifier input signal within a given V_{REF} bank, the same external source must drive all I/O pins configured as a V_{REF} input.

IBUFG placement restrictions require any differential amplifier input signals within a bank be of the same standard. The LOC property can specify a location for the IBUFG.

As an added convenience, the BUFGP can be used to instantiate a high fanout clock input. The BUFGP symbol

SSTL2_II

A sample circuit illustrating a valid termination technique for SSTL2_II appears in [Figure 52](#). DC voltage specifications appear in [Table 31](#).



[Figure 52: Terminated SSTL2 Class II](#)

[Table 31: SSTL2_II Voltage Specifications](#)


| Parameter | Min | Typ | Max |
|---|---------------------|------|--------------------|
| V _{CCO} | 2.3 | 2.5 | 2.7 |
| V _{REF} = 0.5 × V _{CCO} | 1.15 | 1.25 | 1.35 |
| V _{TT} = V _{REF} + N ⁽¹⁾ | 1.11 | 1.25 | 1.39 |
| V _{IH} = V _{REF} + 0.18 | 1.33 | 1.43 | 3.0 ⁽²⁾ |
| V _{IL} = V _{REF} - 0.18 | -0.3 ⁽³⁾ | 1.07 | 1.17 |
| V _{OH} = V _{REF} + 0.8 | 1.95 | - | - |
| V _{OL} = V _{REF} - 0.8 | - | - | 0.55 |
| I _{OH} at V _{OH} (mA) | -15.2 | - | - |
| I _{OL} at V _{OL} (mA) | 15.2 | - | - |

Notes:

1. N must be greater than or equal to -0.04 and less than or equal to 0.04.
2. V_{IH} maximum is V_{CCO} + 0.3.
3. V_{IL} minimum does not conform to the formula.

CTT

A sample circuit illustrating a valid termination technique for CTT appear in [Figure 53](#). DC voltage specifications appear in [Table 32](#).



[Figure 53: Terminated CTT](#)

[Table 32: CTT Voltage Specifications](#)

| Parameter | Min | Typ | Max |
|--|---------------------|-----|------|
| V _{CCO} | 2.05 ⁽¹⁾ | 3.3 | 3.6 |
| V _{REF} | 1.35 | 1.5 | 1.65 |
| V _{TT} | 1.35 | 1.5 | 1.65 |
| V _{IH} = V _{REF} + 0.2 | 1.55 | 1.7 | - |
| V _{IL} = V _{REF} - 0.2 | - | 1.3 | 1.45 |
| V _{OH} = V _{REF} + 0.4 | 1.75 | 1.9 | - |
| V _{OL} = V _{REF} - 0.4 | - | 1.1 | 1.25 |
| I _{OH} at V _{OH} (mA) | -8 | - | - |
| I _{OL} at V _{OL} (mA) | 8 | - | - |

Notes:

1. Timing delays are calculated based on V_{CCO} min of 3.0V.

PCI33_3 & PCI66_3

PCI33_3 or PCI66_3 require no termination. DC voltage specifications appear in [Table 33](#).

[Table 33: PCI33_3 and PCI66_3 Voltage Specifications](#)

| Parameter | Min | Typ | Max |
|--|--------|------|------------------------|
| V _{CCO} | 3.0 | 3.3 | 3.6 |
| V _{REF} | - | - | - |
| V _{TT} | - | - | - |
| V _{IH} = 0.5 × V _{CCO} | 1.5 | 1.65 | V _{CCO} + 0.5 |
| V _{IL} = 0.3 × V _{CCO} | -0.5 | 0.99 | 1.08 |
| V _{OH} = 0.9 × V _{CCO} | 2.7 | - | - |
| V _{OL} = 0.1 × V _{CCO} | - | - | 0.36 |
| I _{OH} at V _{OH} (mA) | Note 1 | - | - |
| I _{OL} at V _{OL} (mA) | Note 1 | - | - |

Notes:

1. Tested according to the relevant specification.

Termination Resistor Packs

Resistor packs are available with the values and the configuration required for LVDS and LVPECL termination from Bourns, Inc., as listed in Table. For pricing and availability, please contact Bourns directly at <http://www.bourns.com>.

Table 40: Bourns LVDS/LVPECL Resistor Packs

| Part Number | I/O Standard | Term. for: | Pairs/ Pack | Pins |
|--------------|--------------|------------|-------------|------|
| CAT16-LV2F6 | LVDS | Driver | 2 | 8 |
| CAT16-LV4F12 | LVDS | Driver | 4 | 16 |
| CAT16-PC2F6 | LVPECL | Driver | 2 | 8 |
| CAT16-PC4F12 | LVPECL | Driver | 4 | 16 |
| CAT16-PT2F2 | LVDS/LVPECL | Receiver | 2 | 8 |
| CAT16-PT4F4 | LVDS/LVPECL | Receiver | 4 | 16 |

LVDS Design Guide

The SelectI/O library elements have been expanded for Virtex-E devices to include new LVDS variants. At this time all of the cells might not be included in the Synthesis libraries. The 2.1i-Service Pack 2 update for Alliance and Foundation software includes these cells in the VHDL and Verilog libraries. It is necessary to combine these cells to create the P-side (positive) and N-side (negative) as described in the input, output, 3-state and bidirectional sections.




Figure 58: LVDS elements

Creating LVDS Global Clock Input Buffers

Global clock input buffers can be combined with adjacent IOBs to form LVDS clock input buffers. P-side is the GCLKPAD location; N-side is the adjacent IO_LVDS_DLL site.

Table 41: Global Clock Input Buffer Pair Locations

| Pkg | GCLK 3 | | GCLK 2 | | GCLK 1 | | GCLK 0 | |
|--------|--------|------|--------|------|--------|------|--------|------|
| | P | N | P | N | P | N | P | N |
| CS144 | A6 | C6 | A7 | B7 | M7 | M6 | K7 | N8 |
| PQ240 | P213 | P215 | P210 | P209 | P89 | P87 | P92 | P93 |
| HQ240 | P213 | P215 | P210 | P209 | P89 | P87 | P92 | P93 |
| BG352 | D14 | A15 | B14 | A13 | AF14 | AD14 | AE13 | AC13 |
| BG432 | D17 | C17 | A16 | B16 | AK16 | AL17 | AL16 | AH15 |
| BG560 | A17 | C18 | D17 | E17 | AJ17 | AM18 | AL17 | AM17 |
| FG256 | B8 | A7 | C9 | A8 | R8 | T8 | N8 | N9 |
| FG456 | C11 | B11 | A11 | D11 | YII | AA11 | W12 | U12 |
| FG676 | E13 | B13 | C13 | F14 | AB13 | AF13 | AA14 | AC14 |
| FG680 | A20 | C22 | D21 | A19 | AU22 | AT22 | AW19 | AT21 |
| FG860 | C22 | A22 | B22 | D22 | AY22 | AW21 | BA22 | AW20 |
| FG900 | C15 | A15 | E15 | E16 | AK16 | AH16 | AJ16 | AF16 |
| FG1156 | E17 | C17 | D17 | J18 | AI19 | AL17 | AH18 | AM18 |

HDL Instantiation

Only one global clock input buffer is required to be instantiated in the design and placed on the correct GCLKPAD location. The N-side of the buffer is reserved and no other IOB is allowed to be placed on this location.

In the physical device, a configuration option is enabled that routes the pad wire to the differential input buffer located in the GCLKIOB. The output of this buffer then drives the output of the GCLKIOB cell. In EPIC it appears that the second buffer is unused. Any attempt to use this location for another purpose leads to a DRC error in the software.

VHDL Instantiation

```
gclk0_p : IBUFG_LVDS port map
(I=>clk_external, O=>clk_internal);
```

Verilog Instantiation

```
IBUFG_LVDS gclk0_p (.I(clk_external),
.O(clk_internal));
```

Location constraints

All LVDS buffers must be explicitly placed on a device. For the global clock input buffers this can be done with the following constraint in the .ucf or .ncf file.

```
NET clk_external LOC = GCLKPAD3;
```

GCLKPAD3 can also be replaced with the package pin name such as D17 for the BG432 package.

Table 2: IOB Input Switching Characteristics (Continued)

| | | | Speed Grade ⁽¹⁾ | | | | Units | | | |
|---|--|---|--|---|---|---|---|--|--|--|
| Description ⁽²⁾ | Symbol | Device | Min | -8 | -7 | -6 | | | | |
| Sequential Delays | | | | | | | | | | |
| Clock CLK | | | | | | | | | | |
| Minimum Pulse Width, High | T _{CH} | All | 0.56 | 1.2 | 1.3 | 1.4 | ns, min | | | |
| Minimum Pulse Width, Low | T _{CL} | | 0.56 | 1.2 | 1.3 | 1.4 | ns, min | | | |
| Clock CLK to output IQ | T _{IOCKIQ} | | 0.18 | 0.4 | 0.7 | 0.7 | ns, max | | | |
| Setup and Hold Times with respect to Clock at IOB Input Register | | | | | | | | | | |
| Pad, no delay | T _{IOPICK} / T _{IOICKP} | All | 0.69 / 0 | 1.3 / 0 | 1.4 / 0 | 1.5 / 0 | ns, min | | | |
| Pad, with delay | T _{IOPICKD} / T _{IOICKPD} | XCV50E XCV100E XCV200E XCV300E XCV400E XCV600E XCV1000E XCV1600E XCV2000E XCV2600E XCV3200E | 1.25 / 0 1.25 / 0 1.33 / 0 1.33 / 0 1.37 / 0 1.49 / 0 1.49 / 0 1.53 / 0 1.53 / 0 1.53 / 0 1.53 / 0 | 2.8 / 0 2.8 / 0 3.0 / 0 3.0 / 0 3.1 / 0 3.4 / 0 3.4 / 0 3.5 / 0 3.5 / 0 3.5 / 0 3.5 / 0 | 2.9 / 0 2.9 / 0 3.1 / 0 3.1 / 0 3.2 / 0 3.5 / 0 3.5 / 0 3.6 / 0 3.6 / 0 3.6 / 0 3.6 / 0 | 2.9 / 0 2.9 / 0 3.1 / 0 3.1 / 0 3.2 / 0 3.5 / 0 3.5 / 0 3.6 / 0 3.6 / 0 3.6 / 0 3.6 / 0 | ns, min ns, min | | | |
| ICE input | T _{IOICECK} / T _{IOCKICE} | All | 0.28 / 0.0 | 0.55 / 0.01 | 0.7 / 0.01 | 0.7 / 0.01 | ns, min | | | |
| SR input (IFF, synchronous) | T _{IOSRCKI} | All | 0.38 | 0.8 | 0.9 | 1.0 | ns, min | | | |
| Set/Reset Delays | | | | | | | | | | |
| SR input to IQ (asynchronous) | T _{IOSRIQ} | All | 0.54 | 1.1 | 1.2 | 1.4 | ns, max | | | |
| GSR to output IQ | T _{GSRQ} | All | 3.88 | 7.6 | 8.5 | 9.7 | ns, max | | | |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.
2. Input timing i for LVTTL is measured at 1.4 V. For other I/O standards, see Table 4.

Virtex-E Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted.

Global Clock Input to Output Delay for LVTTL, 12 mA, Fast Slew Rate, *with* DLL

| Description ⁽¹⁾ | Symbol | Device | Speed Grade ^(2, 3) | | | | Units |
|--|-----------------------|----------|-------------------------------|-----|-----|-----|-------|
| | | | Min | -8 | -7 | -6 | |
| LVTTL Global Clock Input to Output Delay using Output Flip-flop, 12 mA, Fast Slew Rate, <i>with</i> DLL. For data <i>output</i> with different standards, adjust the delays with the values shown in IOB Output Switching Characteristics Standard Adjustments , page 10. | T _{ICKOFDLL} | XCV50E | 1.0 | 3.1 | 3.1 | 3.1 | ns |
| | | XCV100E | 1.0 | 3.1 | 3.1 | 3.1 | ns |
| | | XCV200E | 1.0 | 3.1 | 3.1 | 3.1 | ns |
| | | XCV300E | 1.0 | 3.1 | 3.1 | 3.1 | ns |
| | | XCV400E | 1.0 | 3.1 | 3.1 | 3.1 | ns |
| | | XCV600E | 1.0 | 3.1 | 3.1 | 3.1 | ns |
| | | XCV1000E | 1.0 | 3.1 | 3.1 | 3.1 | ns |
| | | XCV1600E | 1.0 | 3.1 | 3.1 | 3.1 | ns |
| | | XCV2000E | 1.0 | 3.1 | 3.1 | 3.1 | ns |
| | | XCV2600E | 1.0 | 3.1 | 3.1 | 3.1 | ns |
| | | XCV3200E | 1.0 | 3.1 | 3.1 | 3.1 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Output timing is measured at 50% V_{CC} threshold with 35 pF external capacitive load. For other I/O standards and different loads, see [Table 3](#) and [Table 4](#).
3. DLL output jitter is already included in the timing calculation.

BG352 Differential Pin Pairs

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A check (✓) in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

**Table 11: BG352 Differential Pin Pair Summary
XCV100E, XCV200E, XCV300E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|--|------|-------|-------|----|-----------------|
| Global Differential Clock | | | | | |
| 0 | 4 | AE13 | AC13 | NA | IO LVDS 55 |
| 1 | 5 | AF14 | AD14 | NA | IO LVDS 55 |
| 2 | 1 | B14 | A13 | NA | IO LVDS 9 |
| 3 | 0 | D14 | A15 | NA | IO LVDS 9 |
| IO LVDS | | | | | |
| Total Outputs: 87, Asynchronous Output Pairs: 43 | | | | | |
| 0 | 0 | B23 | D21 | ✓ | VREF_0 |
| 1 | 0 | D20 | A23 | ✓ | - |
| 2 | 0 | B22 | C21 | ✓ | VREF_0 |
| 3 | 0 | A21 | B20 | 2 | - |
| 4 | 0 | B19 | C19 | ✓ | VREF_0 |
| 5 | 0 | C18 | D17 | ✓ | - |
| 6 | 0 | A18 | C17 | 2 | - |
| 7 | 0 | C16 | B17 | ✓ | - |
| 8 | 0 | D15 | A16 | ✓ | VREF_0 |
| 9 | 1 | A13 | A15 | ✓ | GCLK LVDS 3/2 |
| 10 | 1 | A12 | C13 | 2 | - |
| 11 | 1 | C12 | B12 | ✓ | VREF_1 |
| 12 | 1 | B11 | A11 | ✓ | - |
| 13 | 1 | D11 | C11 | 2 | - |
| 14 | 1 | C10 | B9 | ✓ | - |
| 15 | 1 | C9 | B8 | ✓ | VREF_1 |
| 16 | 1 | A7 | D9 | 1 | - |
| 17 | 1 | B6 | A6 | ✓ | VREF_1 |
| 18 | 1 | A4 | C7 | ✓ | - |

**Table 11: BG352 Differential Pin Pair Summary
XCV100E, XCV200E, XCV300E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|----|-----------------|
| 19 | 1 | D6 | C6 | ✓ | VREF_1 |
| 20 | 1 | C4 | D5 | ✓ | CS |
| 21 | 2 | E4 | D3 | ✓ | DIN_D0 |
| 22 | 2 | D2 | C1 | ✓ | VREF_2 |
| 23 | 2 | G4 | F3 | ✓ | - |
| 24 | 2 | E2 | F2 | ✓ | VREF_2 |
| 25 | 2 | F1 | J4 | 2 | - |
| 26 | 2 | H2 | G1 | ✓ | D1 |
| 27 | 2 | J3 | J2 | ✓ | D2 |
| 28 | 2 | J1 | L4 | 1 | - |
| 29 | 2 | L3 | L2 | ✓ | - |
| 30 | 2 | M4 | M3 | ✓ | D3 |
| 31 | 2 | M2 | M1 | 2 | - |
| 32 | 2 | N4 | N2 | ✓ | - |
| 33 | 3 | R1 | R2 | 2 | - |
| 34 | 3 | R3 | R4 | ✓ | VREF_3 |
| 35 | 3 | T2 | U2 | ✓ | - |
| 36 | 3 | T4 | V1 | 1 | - |
| 37 | 3 | U3 | U4 | ✓ | D5 |
| 38 | 3 | V3 | V4 | ✓ | VREF_3 |
| 39 | 3 | Y1 | Y2 | 1 | - |
| 40 | 3 | AA2 | Y3 | ✓ | VREF_3 |
| 41 | 3 | AC1 | AB2 | ✓ | - |
| 42 | 3 | AA4 | AC2 | ✓ | VREF_3 |
| 43 | 3 | AC3 | AD2 | ✓ | INIT |
| 44 | 4 | AC5 | AD4 | ✓ | - |
| 45 | 4 | AE4 | AF3 | ✓ | VREF_4 |
| 46 | 4 | AC7 | AD6 | ✓ | - |
| 47 | 4 | AE5 | AE6 | ✓ | VREF_4 |
| 48 | 4 | AF6 | AC9 | 2 | - |
| 49 | 4 | AE8 | AF7 | ✓ | VREF_4 |
| 50 | 4 | AD9 | AE9 | ✓ | - |
| 51 | 4 | AF9 | AC11 | 2 | - |
| 52 | 4 | AD11 | AE11 | ✓ | - |
| 53 | 4 | AC12 | AD12 | ✓ | VREF_4 |
| 54 | 4 | AE12 | AF12 | 2 | - |

Table 12: BG432 — XCV300E, XCV400E, XCV600E

| Bank | Pin Description | Pin # |
|-------------|------------------------|-------------------|
| 4 | IO_L70N_Y | AK4 |
| 4 | IO_L71P_YY | AJ5 |
| 4 | IO_L71N_YY | AH6 |
| 4 | IO_VREF_L72P_YY | AL4 |
| 4 | IO_L72N_YY | AK5 |
| 4 | IO_L73P_Y | AJ6 |
| 4 | IO_L73N_Y | AH7 |
| 4 | IO_L74P_YY | AL5 |
| 4 | IO_L74N_YY | AK6 |
| 4 | IO_VREF_L75P_YY | AJ7 |
| 4 | IO_L75N_YY | AL6 |
| 4 | IO_L76P_Y | AH9 |
| 4 | IO_L76N_Y | AJ8 |
| 4 | IO_VREF_L77P_Y | AK8 ¹ |
| 4 | IO_L77N_Y | AJ9 |
| 4 | IO_VREF_L78P_YY | AL8 |
| 4 | IO_L78N_YY | AK9 |
| 4 | IO_L79P_YY | AK10 |
| 4 | IO_L79N_YY | AL10 |
| 4 | IO_L80P_YY | AH12 |
| 4 | IO_L80N_YY | AK11 |
| 4 | IO_L81P_YY | AJ12 |
| 4 | IO_L81N_YY | AK12 |
| 4 | IO_L82P_YY | AH13 |
| 4 | IO_L82N_YY | AJ13 |
| 4 | IO_VREF_L83P_YY | AL13 |
| 4 | IO_L83N_YY | AK14 |
| 4 | IO_L84P_Y | AH14 |
| 4 | IO_L84N_Y | AJ14 |
| 4 | IO_VREF_L85P_Y | AK15 ² |
| 4 | IO_L85N_Y | AJ15 |
| 4 | IO_LVDS_DLL_L86P | AH15 |
| <hr/> | | |
| 5 | GCK1 | AK16 |
| 5 | IO | AH20 |
| 5 | IO | AJ19 |

Table 12: BG432 — XCV300E, XCV400E, XCV600E

| Bank | Pin Description | Pin # |
|-------------|------------------------|-------------------|
| 5 | IO | AJ23 |
| 5 | IO | AJ24 |
| 5 | IO_LVDS_DLL_L86N | AL17 |
| 5 | IO_L87P_Y | AK17 |
| 5 | IO_VREF_L87N_Y | AJ17 ² |
| 5 | IO_L88P_Y | AH17 |
| 5 | IO_L88N_Y | AK18 |
| 5 | IO_L89P_YY | AL19 |
| 5 | IO_VREF_L89N_YY | AJ18 |
| 5 | IO_L90P_YY | AH18 |
| 5 | IO_L90N_YY | AL20 |
| 5 | IO_L91P_YY | AK20 |
| 5 | IO_L91N_YY | AH19 |
| 5 | IO_L92P_YY | AJ20 |
| 5 | IO_L92N_YY | AK21 |
| 5 | IO_L93P_YY | AJ21 |
| 5 | IO_L93N_YY | AL22 |
| 5 | IO_L94P_YY | AJ22 |
| 5 | IO_VREF_L94N_YY | AK23 |
| 5 | IO_L95P_Y | AH22 |
| 5 | IO_VREF_L95N_Y | AL24 ¹ |
| 5 | IO_L96P_Y | AK24 |
| 5 | IO_L96N_Y | AH23 |
| 5 | IO_L97P_YY | AK25 |
| 5 | IO_VREF_L97N_YY | AJ25 |
| 5 | IO_L98P_YY | AL26 |
| 5 | IO_L98N_YY | AK26 |
| 5 | IO_L99P_Y | AH25 |
| 5 | IO_L99N_Y | AL27 |
| 5 | IO_L100P_YY | AJ26 |
| 5 | IO_VREF_L100N_YY | AK27 |
| 5 | IO_L101P_YY | AH26 |
| 5 | IO_L101N_YY | AL28 |
| 5 | IO_L102P_Y | AJ27 |
| 5 | IO_L102N_Y | AK28 |
| <hr/> | | |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|------|-----------------|------|----------|
| 3 | IO_D4_L73P_YY | W4 | |
| 3 | IO_VREF_L73N_YY | W5 | |
| 3 | IO_L74P_Y | Y3 | |
| 3 | IO_L74N_Y | Y4 | |
| 3 | IO_L75P_Y | AA1 | |
| 3 | IO_L75N_Y | Y5 | |
| 3 | IO_L76P_Y | AA3 | |
| 3 | IO_VREF_L76N_Y | AA4 | 3 |
| 3 | IO_L77P_Y | AB3 | |
| 3 | IO_L77N_Y | AA5 | |
| 3 | IO_L78P_Y | AC1 | |
| 3 | IO_L78N_Y | AB4 | |
| 3 | IO_L79P_YY | AC3 | |
| 3 | IO_D5_L79N_YY | AB5 | |
| 3 | IO_D6_L80P_YY | AC4 | |
| 3 | IO_VREF_L80N_YY | AD3 | |
| 3 | IO_L81P_Y | AE1 | |
| 3 | IO_L81N_Y | AC5 | |
| 3 | IO_L82P_Y | AD4 | |
| 3 | IO_VREF_L82N_Y | AF1 | 4 |
| 3 | IO_L83P_Y | AF2 | |
| 3 | IO_L83N_Y | AD5 | |
| 3 | IO_L84P_Y | AG2 | |
| 3 | IO_VREF_L84N_Y | AE4 | 1 |
| 3 | IO_L85P_YY | AH1 | |
| 3 | IO_VREF_L85N_YY | AE5 | |
| 3 | IO_L86P_Y | AF4 | |
| 3 | IO_L86N_Y | AJ1 | |
| 3 | IO_L87P_Y | AJ2 | |
| 3 | IO_L87N_Y | AF5 | |
| 3 | IO_L88P_Y | AG4 | |
| 3 | IO_VREF_L88N_Y | AK2 | |
| 3 | IO_L89P_Y | AJ3 | |
| 3 | IO_L89N_Y | AG5 | |
| 3 | IO_L90P_Y | AL1 | |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|------|------------------|------|----------|
| 3 | IO_VREF_L90N_Y | AH4 | 3 |
| 3 | IO_D7_L91P_YY | AJ4 | |
| 3 | IO_INIT_L91N_YY | AH5 | |
| 3 | IO | U4 | |
| 4 | GCK0 | AL17 | |
| 4 | IO | AJ8 | |
| 4 | IO | AJ11 | |
| 4 | IO | AK6 | |
| 4 | IO | AK9 | |
| 4 | IO_L92P_YY | AL4 | |
| 4 | IO_L92N_YY | AJ6 | |
| 4 | IO_L93P_Y | AK5 | |
| 4 | IO_VREF_L93N_Y | AN3 | 3 |
| 4 | IO_L94P_YY | AL5 | |
| 4 | IO_L94N_YY | AJ7 | |
| 4 | IO_VREF_L95P_YY | AM4 | |
| 4 | IO_L95N_YY | AM5 | |
| 4 | IO_L96P_Y | AK7 | |
| 4 | IO_L96N_Y | AL6 | |
| 4 | IO_L97P_YY | AM6 | |
| 4 | IO_L97N_YY | AN6 | |
| 4 | IO_VREF_L98P_YY | AL7 | |
| 4 | IO_L98N_YY | AJ9 | |
| 4 | IO_L99P_Y | AN7 | |
| 4 | IO_VREF_L99N_Y | AL8 | 1 |
| 4 | IO_L100P_Y | AM8 | |
| 4 | IO_L100N_Y | AJ10 | |
| 4 | IO_VREF_L101P_Y | AL9 | 4 |
| 4 | IO_L101N_Y | AM9 | |
| 4 | IO_L102P_Y | AK10 | |
| 4 | IO_L102N_Y | AN9 | |
| 4 | IO_VREF_L103P_YY | AL10 | |
| 4 | IO_L103N_YY | AM10 | |
| 4 | IO_L104P_YY | AL11 | |

Table 16: FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E

| Bank | Pin Description | Pin # |
|------|-----------------|-----------------|
| 7 | IO_L74N_Y | G4 |
| 7 | IO_VREF_L74P_Y | H3 |
| 7 | IO_L75N_YY | G2 |
| 7 | IO_L75P_YY | F5 |
| 7 | IO_L76N | F4 |
| 7 | IO_L76P | F1 |
| 7 | IO_L77N_YY | G3 |
| 7 | IO_L77P_YY | F2 |
| 7 | IO_L78N_Y | E1 |
| 7 | IO_VREF_L78P_Y | D1 ¹ |
| 7 | IO_L79N | E4 |
| 7 | IO_L79P | E2 |
| 7 | IO_L80N_Y | F3 |
| 7 | IO_VREF_L80P_Y | C1 |
| 7 | IO_L81N_YY | D2 |
| 7 | IO_L81P_YY | E3 |
| 7 | IO_VREF_L82N | B1 ² |
| 7 | IO_L82P | A2 |
| | | |
| 2 | CCLK | D15 |
| 3 | DONE | R14 |
| NA | DXN | R4 |
| NA | DXP | P4 |
| NA | M0 | N3 |
| NA | M1 | P2 |
| NA | M2 | R3 |
| NA | PROGRAM | P15 |
| NA | TCK | C4 |
| NA | TDI | A15 |
| 2 | TDO | B14 |
| NA | TMS | D3 |
| | | |
| NA | VCCINT | C3 |
| NA | VCCINT | C14 |
| NA | VCCINT | D4 |

Table 16: FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | VCCINT | D13 |
| NA | VCCINT | E5 |
| NA | VCCINT | E12 |
| NA | VCCINT | M5 |
| NA | VCCINT | M12 |
| NA | VCCINT | N4 |
| NA | VCCINT | N13 |
| NA | VCCINT | P3 |
| NA | VCCINT | P14 |
| | | |
| 0 | VCCO | F8 |
| 0 | VCCO | E8 |
| 1 | VCCO | F9 |
| 1 | VCCO | E9 |
| 2 | VCCO | H12 |
| 2 | VCCO | H11 |
| 3 | VCCO | J12 |
| 3 | VCCO | J11 |
| 4 | VCCO | M9 |
| 4 | VCCO | L9 |
| 5 | VCCO | M8 |
| 5 | VCCO | L8 |
| 6 | VCCO | J6 |
| 6 | VCCO | J5 |
| 7 | VCCO | H6 |
| 7 | VCCO | H5 |
| | | |
| NA | GND | T16 |
| NA | GND | T1 |
| NA | GND | R15 |
| NA | GND | R2 |
| NA | GND | L11 |
| NA | GND | L10 |
| NA | GND | L7 |
| NA | GND | L6 |

Table 16: FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | GND | K11 |
| NA | GND | K10 |
| NA | GND | K9 |
| NA | GND | K8 |
| NA | GND | K7 |
| NA | GND | K6 |
| NA | GND | J10 |
| NA | GND | J9 |
| NA | GND | J8 |
| NA | GND | J7 |
| NA | GND | H10 |
| NA | GND | H9 |
| NA | GND | H8 |
| NA | GND | H7 |
| NA | GND | G11 |
| NA | GND | G10 |
| NA | GND | G9 |
| NA | GND | G8 |
| NA | GND | G7 |
| NA | GND | G6 |
| NA | GND | F11 |
| NA | GND | F10 |
| NA | GND | F7 |
| NA | GND | F6 |
| NA | GND | B15 |
| NA | GND | B2 |
| NA | GND | A16 |
| NA | GND | A1 |

Notes:

1. V_{REF} or I/O option only in the XCV100E, 200E, 300E; otherwise, I/O option only.
2. V_{REF} or I/O option only in the XCV200E, 300E; otherwise, I/O option only.

FG256 Differential Pin Pairs

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A √ in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

**Table 17: FG256 Differential Pin Pair Summary
XCV50E, XCV100E, XCV200E, XCV300E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|---|------|-------|-------|----|-----------------|
| Global Differential Clock | | | | | |
| 0 | 4 | N8 | N9 | NA | IO_DLL_L52P |
| 1 | 5 | R8 | T8 | NA | IO_DLL_L52N |
| 2 | 1 | C9 | A8 | NA | IO_DLL_L8P |
| 3 | 0 | B8 | A7 | NA | IO_DLL_L8N |
| IO LVDS | | | | | |
| Total Pairs: 83, Asynchronous Outputs: 35 | | | | | |
| 0 | 0 | A3 | C5 | 7 | VREF |
| 1 | 0 | E6 | D5 | √ | - |
| 2 | 0 | A4 | B4 | √ | VREF |
| 3 | 0 | B5 | D6 | 2 | - |
| 4 | 0 | A5 | C6 | √ | VREF |
| 5 | 0 | C7 | B6 | √ | - |
| 6 | 0 | C8 | D7 | 1 | - |
| 7 | 0 | A6 | B7 | 1 | VREF |
| 8 | 1 | A8 | A7 | NA | IO_LVDS_DLL |
| 9 | 1 | A9 | D9 | 2 | - |
| 10 | 1 | B9 | E10 | 1 | VREF |
| 11 | 1 | D10 | A10 | 1 | - |
| 12 | 1 | A11 | C10 | √ | - |
| 13 | 1 | E11 | B11 | √ | VREF |
| 14 | 1 | D11 | A12 | 2 | - |
| 15 | 1 | C11 | A13 | √ | VREF |
| 16 | 1 | D12 | B12 | √ | - |
| 17 | 1 | C12 | A14 | 7 | VREF |
| 18 | 1 | B13 | C13 | √ | CS |

Table 18: FG456 — XCV200E and XCV300E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | GND | M14 |
| NA | GND | M13 |
| NA | GND | M12 |
| NA | GND | M11 |
| NA | GND | M10 |
| NA | GND | M9 |
| NA | GND | L14 |
| NA | GND | L13 |
| NA | GND | L12 |
| NA | GND | L11 |
| NA | GND | L10 |
| NA | GND | L9 |
| NA | GND | K14 |
| NA | GND | K13 |
| NA | GND | K12 |
| NA | GND | K11 |
| NA | GND | K10 |
| NA | GND | K9 |
| NA | GND | J14 |
| NA | GND | J13 |
| NA | GND | J12 |
| NA | GND | J11 |
| NA | GND | J10 |
| NA | GND | J9 |
| NA | GND | C20 |
| NA | GND | C3 |
| NA | GND | B21 |
| NA | GND | B2 |
| NA | GND | A22 |
| NA | GND | A1 |

Note 1: NC in the XCV200E device.

FG456 Differential Pin Pairs

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A √ in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

Table 19: FG456 Differential Pin Pair Summary
XCV200E, XCV300E

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|---|------|-------|-------|----|-----------------|
| Global Differential Clock | | | | | |
| 0 | 4 | W12 | U12 | NA | IO_DLL_L75P |
| 1 | 5 | Y11 | AA11 | NA | IO_DLL_L75N |
| 2 | 1 | A11 | D11 | NA | IO_DLL_L13P |
| 3 | 0 | C11 | B11 | NA | IO_DLL_L13N |
| IO LVDS | | | | | |
| Total Pairs: 119, Asynchronous Output Pairs: 69 | | | | | |
| 0 | 0 | B3 | D5 | NA | - |
| 1 | 0 | E6 | B4 | √ | VREF |
| 2 | 0 | E7 | A4 | NA | - |
| 3 | 0 | D6 | C6 | √ | VREF |
| 4 | 0 | B6 | A5 | 1 | - |
| 5 | 0 | C7 | D7 | 1 | - |
| 6 | 0 | B7 | E8 | √ | VREF |
| 7 | 0 | E9 | A7 | √ | - |
| 8 | 0 | B8 | C8 | 1 | - |
| 9 | 0 | A8 | D9 | 1 | - |
| 10 | 0 | E10 | C9 | NA | - |
| 11 | 0 | C10 | A9 | √ | VREF |
| 12 | 0 | B10 | F11 | 2 | - |
| 13 | 1 | D11 | B11 | NA | IO_LVDS_DLL |
| 14 | 1 | D12 | C12 | 2 | - |
| 15 | 1 | A13 | B12 | 2 | - |
| 16 | 1 | B13 | E12 | √ | VREF |
| 17 | 1 | D13 | C13 | √ | - |

Table 20: FG676 — XCV400E, XCV600E

| Bank | Pin Description | Pin # |
|-------------|------------------------|-----------------|
| 7 | IO | D2 |
| 7 | IO | D3 |
| 7 | IO | E1 |
| 7 | IO | G1 |
| 7 | IO | H2 |
| 7 | IO | J1 ¹ |
| 7 | IO | L1 ¹ |
| 7 | IO | M1 ¹ |
| 7 | IO | N1 ¹ |
| 7 | IO_L160N_YY | N5 |
| 7 | IO_L160P_YY | N8 |
| 7 | IO_L161N_YY | N6 |
| 7 | IO_L161P_YY | N3 |
| 7 | IO_L162N_Y | N4 |
| 7 | IO_VREF_L162P_Y | M2 |
| 7 | IO_L163N_Y | N7 |
| 7 | IO_L163P_Y | M7 |
| 7 | IO_L164N_YY | M6 |
| 7 | IO_L164P_YY | M3 |
| 7 | IO_L165N_YY | M4 |
| 7 | IO_VREF_L165P_YY | M5 |
| 7 | IO_L166N_Y | L3 |
| 7 | IO_L166P_Y | L7 |
| 7 | IO_L167N_Y | L6 |
| 7 | IO_L167P_Y | K2 |
| 7 | IO_L168N_Y | L4 |
| 7 | IO_L168P_Y | K1 |
| 7 | IO_L169N_Y | K3 |
| 7 | IO_L169P_Y | L5 |
| 7 | IO_L170N_YY | K5 |
| 7 | IO_L170P_YY | J3 |
| 7 | IO_L171N_YY | K4 |
| 7 | IO_L171P_YY | J4 |
| 7 | IO_L172N_YY | H3 |
| 7 | IO_VREF_L172P_YY | K6 |
| 7 | IO_L173N_YY | K7 |
| 7 | IO_L173P_YY | G3 |

Table 20: FG676 — XCV400E, XCV600E

| Bank | Pin Description | Pin # |
|-------------|------------------------|-----------------|
| 7 | IO_L174N_Y | J5 |
| 7 | IO_VREF_L174P_Y | H1 ² |
| 7 | IO_L175N_Y | G2 |
| 7 | IO_L175P_Y | J6 |
| 7 | IO_L176N_YY | J7 |
| 7 | IO_L176P_YY | F1 |
| 7 | IO_L177N_YY | H4 |
| 7 | IO_VREF_L177P_YY | G4 |
| 7 | IO_L178N_Y | F3 |
| 7 | IO_L178P_Y | H5 |
| 7 | IO_L179N_Y | E2 |
| 7 | IO_L179P_Y | H6 |
| 7 | IO_L180N_Y | G5 |
| 7 | IO_VREF_L180P_Y | F4 |
| 7 | IO_L181N_Y | H7 |
| 7 | IO_L181P_Y | G6 |
| 7 | IO_L182N_YY | E3 |
| 7 | IO_L182P_YY | E4 |
| 2 | CCLK | D24 |
| 3 | DONE | AB21 |
| NA | DXN | AB7 |
| NA | DXP | Y8 |
| NA | M0 | AD4 |
| NA | M1 | W7 |
| NA | M2 | AB6 |
| NA | PROGRAM | AA22 |
| NA | TCK | E6 |
| NA | TDI | D22 |
| 2 | TDO | C23 |
| NA | TMS | F5 |
| NA | NC | T25 |
| NA | NC | T2 |
| NA | NC | P2 |
| NA | NC | N25 |
| NA | NC | L25 |

Table 20: FG676 — XCV400E, XCV600E

| Bank | Pin Description | Pin # |
|-------------|------------------------|--------------|
| 0 | VCCO | H10 |
| 1 | VCCO | J15 |
| 1 | VCCO | J14 |
| 1 | VCCO | H18 |
| 1 | VCCO | H17 |
| 1 | VCCO | H16 |
| 1 | VCCO | H15 |
| 2 | VCCO | N18 |
| 2 | VCCO | M19 |
| 2 | VCCO | M18 |
| 2 | VCCO | L19 |
| 2 | VCCO | K19 |
| 2 | VCCO | J19 |
| 3 | VCCO | V19 |
| 3 | VCCO | U19 |
| 3 | VCCO | T19 |
| 3 | VCCO | R19 |
| 3 | VCCO | R18 |
| 3 | VCCO | P18 |
| 4 | VCCO | W18 |
| 4 | VCCO | W17 |
| 4 | VCCO | W16 |
| 4 | VCCO | W15 |
| 4 | VCCO | V15 |
| 4 | VCCO | V14 |
| 5 | VCCO | W9 |
| 5 | VCCO | W12 |
| 5 | VCCO | W11 |
| 5 | VCCO | W10 |
| 5 | VCCO | V13 |
| 5 | VCCO | V12 |
| 6 | VCCO | V8 |
| 6 | VCCO | U8 |
| 6 | VCCO | T8 |
| 6 | VCCO | R9 |
| 6 | VCCO | R8 |
| 6 | VCCO | P9 |

Table 20: FG676 — XCV400E, XCV600E

| Bank | Pin Description | Pin # |
|-------------|------------------------|--------------|
| 7 | VCCO | N9 |
| 7 | VCCO | M9 |
| 7 | VCCO | M8 |
| 7 | VCCO | L8 |
| 7 | VCCO | K8 |
| 7 | VCCO | J8 |
| | | |
| NA | GND | V25 |
| NA | GND | V2 |
| NA | GND | U17 |
| NA | GND | U16 |
| NA | GND | U15 |
| NA | GND | U14 |
| NA | GND | U13 |
| NA | GND | U12 |
| NA | GND | U11 |
| NA | GND | U10 |
| NA | GND | T17 |
| NA | GND | T16 |
| NA | GND | T15 |
| NA | GND | T14 |
| NA | GND | T13 |
| NA | GND | T12 |
| NA | GND | T11 |
| NA | GND | T10 |
| NA | GND | R17 |
| NA | GND | R16 |
| NA | GND | R15 |
| NA | GND | R14 |
| NA | GND | R13 |
| NA | GND | R12 |
| NA | GND | R11 |
| NA | GND | R10 |
| NA | GND | P25 |
| NA | GND | P17 |
| NA | GND | P16 |
| NA | GND | P15 |

**Table 21: FG676 Differential Pin Pair Summary
XCV400E, XCV600E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|----|-----------------|
| 52 | 2 | G24 | H22 | ✓ | - |
| 53 | 2 | J21 | G25 | 2 | - |
| 54 | 2 | G26 | J22 | 1 | VREF |
| 55 | 2 | H24 | J23 | ✓ | - |
| 56 | 2 | J24 | K20 | ✓ | VREF |
| 57 | 2 | K22 | K21 | ✓ | D2 |
| 58 | 2 | H25 | K23 | ✓ | - |
| 59 | 2 | L20 | J26 | 2 | - |
| 60 | 2 | K25 | L22 | 1 | - |
| 61 | 2 | L21 | L23 | 1 | - |
| 62 | 2 | M20 | L24 | 1 | - |
| 63 | 2 | M23 | M22 | ✓ | D3 |
| 64 | 2 | L26 | M21 | ✓ | - |
| 65 | 2 | N19 | M24 | 2 | - |
| 66 | 2 | M26 | N20 | 1 | VREF |
| 67 | 2 | N24 | N21 | ✓ | - |
| 68 | 2 | N23 | N22 | ✓ | - |
| 69 | 3 | P21 | P23 | ✓ | - |
| 70 | 3 | P22 | R25 | 1 | VREF |
| 71 | 3 | P19 | P20 | 2 | - |
| 72 | 3 | R21 | R22 | ✓ | - |
| 73 | 3 | R24 | R23 | ✓ | VREF |
| 74 | 3 | T24 | R20 | 1 | - |
| 75 | 3 | T22 | U24 | 1 | - |
| 76 | 3 | T23 | U25 | 1 | - |
| 77 | 3 | T21 | U20 | 2 | - |
| 78 | 3 | U22 | V26 | ✓ | - |
| 79 | 3 | T20 | U23 | ✓ | D5 |
| 80 | 3 | V24 | U21 | ✓ | VREF |
| 81 | 3 | V23 | W24 | ✓ | - |
| 82 | 3 | V22 | W26 | 1 | VREF |
| 83 | 3 | Y25 | V21 | 2 | - |
| 84 | 3 | V20 | AA26 | ✓ | - |
| 85 | 3 | Y24 | W23 | ✓ | VREF |

**Table 21: FG676 Differential Pin Pair Summary
XCV400E, XCV600E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|----|-----------------|
| 86 | 3 | AA24 | Y23 | 1 | - |
| 87 | 3 | AB26 | W21 | 2 | - |
| 88 | 3 | Y22 | W22 | 1 | VREF |
| 89 | 3 | AA23 | AB24 | 2 | - |
| 90 | 3 | W20 | AC24 | ✓ | - |
| 91 | 3 | AB23 | Y21 | ✓ | INIT |
| 92 | 4 | AC22 | AD26 | ✓ | - |
| 93 | 4 | AD23 | AA20 | 1 | - |
| 94 | 4 | Y19 | AC21 | ✓ | - |
| 95 | 4 | AD22 | AB20 | ✓ | VREF |
| 96 | 4 | AE22 | Y18 | NA | - |
| 97 | 4 | AF22 | AA19 | NA | - |
| 98 | 4 | AD21 | AB19 | ✓ | VREF |
| 99 | 4 | AC20 | AA18 | ✓ | - |
| 100 | 4 | AC19 | AD20 | 1 | - |
| 101 | 4 | AF20 | AB18 | 1 | VREF |
| 102 | 4 | AD19 | Y17 | NA | - |
| 103 | 4 | AE19 | AD18 | NA | VREF |
| 104 | 4 | AF19 | AA17 | ✓ | - |
| 105 | 4 | AC17 | AB17 | 1 | - |
| 106 | 4 | Y16 | AE17 | ✓ | - |
| 107 | 4 | AF17 | AA16 | ✓ | - |
| 108 | 4 | AD17 | AB16 | NA | - |
| 109 | 4 | AC16 | AD16 | ✓ | - |
| 110 | 4 | AC15 | Y15 | ✓ | VREF |
| 111 | 4 | AD15 | AA15 | ✓ | - |
| 112 | 4 | W14 | AB15 | 1 | - |
| 113 | 4 | AF15 | Y14 | 1 | VREF |
| 114 | 4 | AD14 | AB14 | NA | - |
| 115 | 5 | AC14 | AF13 | NA | IO_LVDS_DLL |
| 116 | 5 | AA13 | AF12 | 1 | VREF |
| 117 | 5 | AC13 | W13 | 1 | - |
| 118 | 5 | AA12 | AD12 | ✓ | - |
| 119 | 5 | AC12 | AB12 | ✓ | VREF |

Table 22: FG680-XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|------|-----------------|-----------------|
| 2 | IO_L63N | G4 |
| 2 | IO_L64P | G3 |
| 2 | IO_L64N | E2 |
| 2 | IO_VREF_L65P_Y | H4 |
| 2 | IO_L65N_Y | E1 |
| 2 | IO_L66P_YY | H3 |
| 2 | IO_L66N_YY | F2 |
| 2 | IO_L67P | J4 |
| 2 | IO_L67N | F1 |
| 2 | IO_L68P_Y | J3 |
| 2 | IO_L68N_Y | G2 |
| 2 | IO_VREF_L69P_YY | G1 |
| 2 | IO_L69N_YY | K4 |
| 2 | IO_L70P_YY | H2 |
| 2 | IO_L70N_YY | K3 |
| 2 | IO_VREF_L71P | H1 ³ |
| 2 | IO_L71N | L4 |
| 2 | IO_L72P | J2 |
| 2 | IO_L72N | L3 |
| 2 | IO_VREF_L73P_YY | J1 |
| 2 | IO_L73N_YY | M3 |
| 2 | IO_L74P_YY | K2 |
| 2 | IO_L74N_YY | N4 |
| 2 | IO_L75P | K1 |
| 2 | IO_L75N | N3 |
| 2 | IO_VREF_L76P_YY | L2 |
| 2 | IO_D1_L76N_YY | P4 |
| 2 | IO_D2_L77P_YY | P3 |
| 2 | IO_L77N_YY | L1 |
| 2 | IO_L78P_Y | R4 |
| 2 | IO_L78N_Y | M2 |
| 2 | IO_L79P | R3 |
| 2 | IO_L79N | M1 |
| 2 | IO_L80P | T4 |
| 2 | IO_L80N | N2 |
| 2 | IO_VREF_L81P_Y | N1 ¹ |

Table 22: FG680-XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|------|-----------------|------------------|
| 2 | IO_L81N_Y | T3 |
| 2 | IO_L82P_YY | P2 |
| 2 | IO_L82N_YY | U5 |
| 2 | IO_L83P | P1 |
| 2 | IO_L83N | U4 |
| 2 | IO_L84P_Y | R2 |
| 2 | IO_L84N_Y | U3 |
| 2 | IO_VREF_L85P_YY | V5 |
| 2 | IO_D3_L85N_YY | R1 |
| 2 | IO_L86P_YY | V4 |
| 2 | IO_L86N_YY | T2 |
| 2 | IO_L87P | V3 |
| 2 | IO_L87N | T1 |
| 2 | IO_L88P | W4 |
| 2 | IO_L88N | U2 |
| 2 | IO_VREF_L89P_YY | W3 |
| 2 | IO_L89N_YY | U1 |
| 2 | IO_L90P_YY | AA3 |
| 2 | IO_L90N_YY | V2 |
| 2 | IO_VREF_L91P | AA4 ² |
| 2 | IO_L91N | V1 |
| 2 | IO_L92P_YY | AB2 |
| 2 | IO_L92N_YY | W2 |
| 3 | IO | AP3 |
| 3 | IO | AT3 |
| 3 | IO | AB3 |
| 3 | IO_L93P | AB4 |
| 3 | IO_VREF_L93N | W1 ² |
| 3 | IO_L94P_YY | AB5 |
| 3 | IO_L94N_YY | Y2 |
| 3 | IO_L95P_YY | AC2 |
| 3 | IO_VREF_L95N_YY | Y1 |
| 3 | IO_L96P | AC3 |
| 3 | IO_L96N | AA1 |
| 3 | IO_L97P | AC4 |

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|-------------|------------------------|------------------|
| 0 | IO_VREF_L27N_YY | D27 |
| 0 | IO_L27P_YY | B25 |
| 0 | IO_L28N_Y | A25 |
| 0 | IO_L28P_Y | D26 |
| 0 | IO_L29N_Y | A24 |
| 0 | IO_L29P_Y | E25 |
| 0 | IO_L30N_YY | D25 |
| 0 | IO_L30P_YY | B24 |
| 0 | IO_VREF_L31N_YY | E24 |
| 0 | IO_L31P_YY | A23 |
| 0 | IO_L32N_Y | C23 |
| 0 | IO_L32P_Y | E23 |
| 0 | IO_VREF_L33N_Y | B23 ¹ |
| 0 | IO_L33P_Y | D23 |
| 0 | IO_LVDS_DLL_L34N | A22 |
| | | |
| 1 | GCK2 | B22 |
| 1 | IO | A14 |
| 1 | IO | A20 |
| 1 | IO | B11 |
| 1 | IO | B13 |
| 1 | IO | C8 |
| 1 | IO | C18 |
| 1 | IO | C21 |
| 1 | IO | D7 |
| 1 | IO | D10 |
| 1 | IO | D15 |
| 1 | IO | D17 |
| 1 | IO | E20 |
| 1 | IO_LVDS_DLL_L34P | D22 |
| 1 | IO_L35N_Y | D21 |
| 1 | IO_VREF_L35P_Y | B21 ¹ |
| 1 | IO_L36N_Y | D20 |
| 1 | IO_L36P_Y | A21 |
| 1 | IO_L37N_YY | C20 |
| 1 | IO_VREF_L37P_YY | D19 |
| 1 | IO_L38N_YY | B20 |

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|-------------|------------------------|--------------|
| 1 | IO_L38P_YY | E19 |
| 1 | IO_L39N_Y | D18 |
| 1 | IO_L39P_Y | A19 |
| 1 | IO_L40N_Y | E18 |
| 1 | IO_L40P_Y | C19 |
| 1 | IO_L41N_YY | B19 |
| 1 | IO_VREF_L41P_YY | E17 |
| 1 | IO_L42N_YY | A18 |
| 1 | IO_L42P_YY | D16 |
| 1 | IO_L43N_Y | E16 |
| 1 | IO_L43P_Y | B18 |
| 1 | IO_L44N_Y | F16 |
| 1 | IO_L44P_Y | A17 |
| 1 | IO_L45N_YY | C17 |
| 1 | IO_VREF_L45P_YY | E15 |
| 1 | IO_L46N_YY | B17 |
| 1 | IO_L46P_YY | D14 |
| 1 | IO_L47N_Y | A16 |
| 1 | IO_L47P_Y | E14 |
| 1 | IO_L48N_Y | C16 |
| 1 | IO_L48P_Y | D13 |
| 1 | IO_L49N_Y | B16 |
| 1 | IO_L49P_Y | D12 |
| 1 | IO_L50N_Y | A15 |
| 1 | IO_L50P_Y | E12 |
| 1 | IO_L51N_YY | C15 |
| 1 | IO_L51P_YY | C11 |
| 1 | IO_L52N_YY | B15 |
| 1 | IO_VREF_L52P_YY | D11 |
| 1 | IO_L53N_Y | E11 |
| 1 | IO_L53P_Y | C14 |
| 1 | IO_L54N_Y | C10 |
| 1 | IO_L54P_Y | B14 |
| 1 | IO_L55N_YY | A13 |
| 1 | IO_VREF_L55P_YY | E10 |
| 1 | IO_L56N_YY | C13 |
| 1 | IO_L56P_YY | C9 |

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|-------------|------------------------|-------------------|
| 6 | IO | AJ40 |
| 6 | IO | AL41 |
| 6 | IO | AN38 |
| 6 | IO | AN42 |
| 6 | IO | AP41 |
| 6 | IO | AR39 |
| 6 | IO_L211N_YY | AV41 |
| 6 | IO_L211P_YY | AV42 |
| 6 | IO_L212N_Y | AW40 |
| 6 | IO_L212P_Y | AU41 |
| 6 | IO_L213N_Y | AV39 |
| 6 | IO_L213P_Y | AU42 |
| 6 | IO_VREF_L214N_Y | AT41 |
| 6 | IO_L214P_Y | AU38 |
| 6 | IO_L215N | AT42 |
| 6 | IO_L215P | AV40 |
| 6 | IO_L216N_Y | AR41 |
| 6 | IO_L216P_Y | AU39 |
| 6 | IO_VREF_L217N_Y | AR42 |
| 6 | IO_L217P_Y | AU40 |
| 6 | IO_L218N_YY | AT38 |
| 6 | IO_L218P_YY | AP42 |
| 6 | IO_L219N_Y | AN41 |
| 6 | IO_L219P_Y | AT39 |
| 6 | IO_L220N_Y | AT40 |
| 6 | IO_L220P_Y | AM40 |
| 6 | IO_VREF_L221N_YY | AR38 |
| 6 | IO_L221P_YY | AM41 |
| 6 | IO_L222N_YY | AM42 |
| 6 | IO_L222P_YY | AR40 |
| 6 | IO_VREF_L223N_Y | AL40 ² |
| 6 | IO_L223P_Y | AP38 |
| 6 | IO_L224N_Y | AP39 |
| 6 | IO_L224P_Y | AL42 |
| 6 | IO_VREF_L225N_YY | AP40 |
| 6 | IO_L225P_YY | AK40 |
| 6 | IO_L226N_YY | AK41 |

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|-------------|------------------------|--------------|
| 6 | IO_L226P_YY | AN39 |
| 6 | IO_L227N_Y | AK42 |
| 6 | IO_L227P_Y | AN40 |
| 6 | IO_VREF_L228N_YY | AM38 |
| 6 | IO_L228P_YY | AJ41 |
| 6 | IO_L229N_YY | AJ42 |
| 6 | IO_L229P_YY | AM39 |
| 6 | IO_L230N_Y | AH40 |
| 6 | IO_L230P_Y | AH41 |
| 6 | IO_L231N_Y | AL38 |
| 6 | IO_L231P_Y | AH42 |
| 6 | IO_L232N_Y | AL39 |
| 6 | IO_L232P_Y | AG41 |
| 6 | IO_L233N | AK39 |
| 6 | IO_L233P | AG40 |
| 6 | IO_L234N_Y | AJ38 |
| 6 | IO_L234P_Y | AG42 |
| 6 | IO_VREF_L235N_Y | AF42 |
| 6 | IO_L235P_Y | AJ39 |
| 6 | IO_L236N_YY | AF41 |
| 6 | IO_L236P_YY | AH38 |
| 6 | IO_L237N_Y | AE42 |
| 6 | IO_L237P_Y | AH39 |
| 6 | IO_L238N_Y | AG38 |
| 6 | IO_L238P_Y | AE41 |
| 6 | IO_VREF_L239N_YY | AG39 |
| 6 | IO_L239P_YY | AD42 |
| 6 | IO_L240N_YY | AD40 |
| 6 | IO_L240P_YY | AF39 |
| 6 | IO_L241N_Y | AD41 |
| 6 | IO_L241P_Y | AE38 |
| 6 | IO_L242N_Y | AE39 |
| 6 | IO_L242P_Y | AC40 |
| 6 | IO_VREF_L243N_YY | AD38 |
| 6 | IO_L243P_YY | AC41 |
| 6 | IO_L244N_YY | AB42 |
| 6 | IO_L244P_YY | AC38 |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description | Pin # |
|------|------------------|------------------|
| 2 | IO_L92N_Y | H29 |
| 2 | IO_L93P_YY | J28 ⁴ |
| 2 | IO_L93N_YY | E33 ⁵ |
| 2 | IO_L94P_YY | H28 |
| 2 | IO_L94N_YY | H30 |
| 2 | IO_L95P_Y | H32 |
| 2 | IO_L95N_Y | K28 |
| 2 | IO_L96P_Y | L27 ⁴ |
| 2 | IO_L96N_Y | F33 ⁵ |
| 2 | IO_L97P_Y | M26 |
| 2 | IO_L97N_Y | E34 |
| 2 | IO_VREF_L98P_YY | H31 |
| 2 | IO_L98N_YY | G32 |
| 2 | IO_L99P_YY | N25 ⁴ |
| 2 | IO_L99N_YY | J31 ⁵ |
| 2 | IO_L100P_YY | J30 |
| 2 | IO_L100N_YY | G33 |
| 2 | IO_VREF_L101P_Y | H34 ² |
| 2 | IO_L101N_Y | J29 |
| 2 | IO_L102P | M27 ⁴ |
| 2 | IO_L102N | H33 ⁵ |
| 2 | IO_L103P_Y | K29 |
| 2 | IO_L103N_Y | J34 |
| 2 | IO_VREF_L104P_YY | L29 |
| 2 | IO_L104N_YY | J33 |
| 2 | IO_L105P_YY | M28 |
| 2 | IO_L105N_YY | K34 |
| 2 | IO_L106P_Y | N27 |
| 2 | IO_L106N_Y | L34 |
| 2 | IO_VREF_L107P_YY | K33 |
| 2 | IO_D1_L107N_YY | P26 |
| 2 | IO_L108P_Y | R25 |
| 2 | IO_L108N_Y | M34 |
| 2 | IO_L109P_Y | L31 |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description | Pin # |
|------|------------------|------------------|
| 2 | IO_L109N_Y | L33 |
| 2 | IO_L110P_Y | P27 |
| 2 | IO_L110N_Y | M33 |
| 2 | IO_L111P | M31 |
| 2 | IO_L111N | R26 |
| 2 | IO_L112P_Y | N30 |
| 2 | IO_L112N_Y | P28 |
| 2 | IO_VREF_L113P_Y | N29 |
| 2 | IO_L113N_Y | N33 |
| 2 | IO_L114P_YY | T25 ⁴ |
| 2 | IO_L114N_YY | N34 ⁵ |
| 2 | IO_L115P_YY | P34 |
| 2 | IO_L115N_YY | R27 |
| 2 | IO_L116P_Y | P29 |
| 2 | IO_L116N_Y | P31 |
| 2 | IO_L117P_Y | P33 ⁴ |
| 2 | IO_L117N_Y | T26 ⁵ |
| 2 | IO_L118P_Y | R34 |
| 2 | IO_L118N_Y | R28 |
| 2 | IO_VREF_L119P_YY | N31 |
| 2 | IO_D3_L119N_YY | N32 |
| 2 | IO_L120P_YY | P30 ⁴ |
| 2 | IO_L120N_YY | R33 ⁵ |
| 2 | IO_L121P_YY | R29 |
| 2 | IO_L121N_YY | T34 |
| 2 | IO_L122P_Y | R30 |
| 2 | IO_L122N_Y | T30 |
| 2 | IO_L123P | T28 ⁴ |
| 2 | IO_L123N | R31 ⁵ |
| 2 | IO_L124P_Y | T29 |
| 2 | IO_L124N_Y | U27 |
| 2 | IO_VREF_L125P_YY | T31 |
| 2 | IO_L125N_YY | T33 |
| 2 | IO_L126P_YY | U28 |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | GND | R15 |
| NA | GND | P15 |
| NA | GND | L3 |
| NA | GND | G7 |
| NA | GND | E30 |
| NA | GND | C24 |
| NA | GND | B34 |
| NA | GND | AP32 |
| NA | GND | AM1 |
| NA | GND | AM34 |
| NA | GND | AJ29 |
| NA | GND | AF9 |
| NA | GND | AA17 |
| NA | GND | Y17 |
| NA | GND | W16 |
| NA | GND | V16 |
| NA | GND | U17 |
| NA | GND | T17 |
| NA | GND | R16 |
| NA | GND | P16 |
| NA | GND | L32 |
| NA | GND | G28 |
| NA | GND | D4 |
| NA | GND | C32 |
| NA | GND | A1 |
| NA | GND | AP33 |
| NA | GND | AM2 |
| NA | GND | AL4 |
| NA | GND | AH1 |
| NA | GND | AF26 |
| NA | GND | AA18 |
| NA | GND | Y18 |
| NA | GND | W17 |
| NA | GND | V17 |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | GND | U18 |
| NA | GND | T18 |
| NA | GND | R17 |
| NA | GND | P17 |
| NA | GND | J9 |
| NA | GND | G34 |
| NA | GND | D31 |
| NA | GND | C33 |
| NA | GND | A2 |
| NA | GND | AB17 |
| NA | GND | AB18 |
| NA | GND | N17 |
| NA | GND | N18 |
| NA | GND | U13 |
| NA | GND | V13 |
| NA | GND | U22 |
| NA | GND | V22 |

Notes:

1. V_{REF} or I/O option only in the XCV1600E, XCV2000E, XCV2600E, and XCV3200E; otherwise, I/O option only.
2. V_{REF} or I/O option only in the XCV2000E, XCV2600E, and XCV3200E; otherwise, I/O option only.
3. No Connect in the XCV1000E, XCV1600E.
4. No Connect in the XCV1000E.
5. I/O in the XCV1000E.