

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 448   |
| Number of Logic Elements/Cells | 4032  |
| Total RAM Bits                 | 294912  |
| Number of I/O                  | 248   |
| Number of Gates                | 200000  |
| Voltage - Supply               | 1.14V ~ 1.26V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 320-BGA   |
| Supplier Device Package        | 320-FBGA (19x19)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc3s200a-4fg320i">https://www.e-xfl.com/product-detail/xilinx/xc3s200a-4fg320i</a> |

## Related Product Families

The Spartan-3AN nonvolatile FPGA family is architecturally identical to the Spartan-3A FPGA family, except that it has in-system flash memory and is offered in select pin-compatible package options.

- **DS557: Spartan-3AN Family Data Sheet**  
[www.xilinx.com/support/documentation/data\\_sheets/ds557.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds557.pdf)

The compatible Spartan-3A DSP FPGA family replaces the 18-bit multiplier with the DSP48A block, while also increasing the block RAM capability and quantity. The two members of the Spartan-3A DSP FPGA family extend the Spartan-3A density range up to 37,440 and 53,712 logic cells.

- **DS610: Spartan-3A DSP FPGA Family Data Sheet**  
[www.xilinx.com/support/documentation/data\\_sheets/ds610.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds610.pdf)
- **UG431: XtremeDSP DSP48A for Spartan-3A DSP FPGAs**  
[www.xilinx.com/support/documentation/user\\_guides/ug431.pdf](http://www.xilinx.com/support/documentation/user_guides/ug431.pdf)

## Revision History

The following table shows the revision history for this document.

| Date     | Version | Revision  |
|----------|---------|---|
| 12/05/06 | 1.0     | Initial release.  |
| 02/02/07 | 1.1     | Promoted to Preliminary status.                               |
| 03/16/07 | 1.2     | Added cross-reference to nonvolatile Spartan-3AN FPGA family. |
| 04/23/07 | 1.3     | Added cross-reference to compatible Spartan-3A DSP family.    |
| 07/10/07 | 1.4     | Updated Starter Kit reference to new UG334.                   |
| 04/15/08 | 1.6     | Updated trademarks.   |
| 05/28/08 | 1.7     | Added reference to <a href="#">XA Automotive</a> version.     |
| 03/06/09 | 1.8     | Added link to DS706 on Extended Spartan-3A family.            |
| 08/19/10 | 2.0     | Updated link to sign up for Alerts.                           |

## General Recommended Operating Conditions

Table 8: General Recommended Operating Conditions


| Symbol                          | Description                                 |                          | Min                      | Nominal | Max                   | Units |   |
|---------------------------------|---|--------------------------|--------------------------|---------|-----------------------|-------|---|
| T <sub>J</sub>                  | Junction temperature                        | Commercial               | 0                        | –       | 85                    | °C    |   |
|                                 |   | Industrial               | –40                      | –       | 100                   | °C    |   |
| V <sub>CCINT</sub>              | Internal supply voltage                     |                          | 1.14                     | 1.20    | 1.26                  | V     |   |
| V <sub>CCO</sub> <sup>(1)</sup> | Output driver supply voltage                |                          | 1.10                     | –       | 3.60                  | V     |   |
| V <sub>CCAUX</sub>              | Auxiliary supply voltage <sup>(2)</sup>     | V <sub>CCAUX</sub> = 2.5 | 2.25                     | 2.50    | 2.75                  | V     |   |
|                                 |   | V <sub>CCAUX</sub> = 3.3 | 3.00                     | 3.30    | 3.60                  | V     |   |
| V <sub>IN</sub>                 | Input voltage <sup>(3)</sup>                | PCI IOSTANDARD           | –0.5                     | –       | V <sub>CCO</sub> +0.5 | V     |   |
|                                 |   | All other IOSTANDARDS    | IP or IO_#               | –0.5    | –                     | 4.10  | V |
|                                 |   |                          | IO_Lxxy_# <sup>(4)</sup> | –0.5    | –                     | 4.10  | V |
| T <sub>IN</sub>                 | Input signal transition time <sup>(5)</sup> |                          | –                        | –       | 500                   | ns    |   |

**Notes:**

1. This V<sub>CCO</sub> range spans the lowest and highest operating voltages for all supported I/O standards. [Table 11](#) lists the recommended V<sub>CCO</sub> range specific to each of the single-ended I/O standards, and [Table 13](#) lists that specific to the differential standards.
2. Define V<sub>CCAUX</sub> selection using CONFIG VCCAUX constraint.
3. See [XAPP459](#), “Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins.”
4. For single-ended signals that are placed on a differential-capable I/O, V<sub>IN</sub> of –0.2V to –0.5V is supported but can cause increased leakage between the two pins. See *Parasitic Leakage* in [UG331](#), *Spartan-3 Generation FPGA User Guide*.
5. Measured between 10% and 90% V<sub>CCO</sub>. Follow [Signal Integrity](#) recommendations.

## Differential I/O Standards

### Differential Input Pairs



$$V_{ICM} = \text{Input common mode voltage} = \frac{V_{INP} + V_{INN}}{2}$$

$$V_{ID} = \text{Differential input voltage} = |V_{INP} - V_{INN}|$$

DS529-3\_10\_012907

Figure 4: Differential Input Voltages

Table 13: Recommended Operating Conditions for User I/Os Using Differential Signal Standards

| IOSTANDARD Attribute           | V <sub>CCO</sub> for Drivers <sup>(1)</sup> |         |         | V <sub>ID</sub> |          |          | V <sub>ICM</sub> <sup>(2)</sup> |         |                    |
|--------------------------------|---|---------|---------|-----------------|----------|----------|---------------------------------|---------|--------------------|
|                                | Min (V)                                     | Nom (V) | Max (V) | Min (mV)        | Nom (mV) | Max (mV) | Min (V)                         | Nom (V) | Max (V)            |
| LVDS_25 <sup>(3)</sup>         | 2.25  | 2.5     | 2.75    | 100             | 350      | 600      | 0.3                             | 1.25    | 2.35               |
| LVDS_33 <sup>(3)</sup>         | 3.0   | 3.3     | 3.6     | 100             | 350      | 600      | 0.3                             | 1.25    | 2.35               |
| BLVDS_25 <sup>(4)</sup>        | 2.25  | 2.5     | 2.75    | 100             | 300      | –        | 0.3                             | 1.3     | 2.35               |
| MINI_LVDS_25 <sup>(3)</sup>    | 2.25  | 2.5     | 2.75    | 200             | –        | 600      | 0.3                             | 1.2     | 1.95               |
| MINI_LVDS_33 <sup>(3)</sup>    | 3.0   | 3.3     | 3.6     | 200             | –        | 600      | 0.3                             | 1.2     | 1.95               |
| LVPECL_25 <sup>(5)</sup>       | Inputs Only                                 |         |         | 100             | 800      | 1000     | 0.3                             | 1.2     | 1.95               |
| LVPECL_33 <sup>(5)</sup>       | Inputs Only                                 |         |         | 100             | 800      | 1000     | 0.3                             | 1.2     | 2.8 <sup>(6)</sup> |
| RSDS_25 <sup>(3)</sup>         | 2.25  | 2.5     | 2.75    | 100             | 200      | –        | 0.3                             | 1.2     | 1.5                |
| RSDS_33 <sup>(3)</sup>         | 3.0   | 3.3     | 3.6     | 100             | 200      | –        | 0.3                             | 1.2     | 1.5                |
| TMDS_33 <sup>(3, 4, 7)</sup>   | 3.14  | 3.3     | 3.47    | 150             | –        | 1200     | 2.7                             | –       | 3.23               |
| PPDS_25 <sup>(3)</sup>         | 2.25  | 2.5     | 2.75    | 100             | –        | 400      | 0.2                             | –       | 2.3                |
| PPDS_33 <sup>(3)</sup>         | 3.0   | 3.3     | 3.6     | 100             | –        | 400      | 0.2                             | –       | 2.3                |
| DIFF_HSTL_I_18                 | 1.7   | 1.8     | 1.9     | 100             | –        | –        | 0.8                             | –       | 1.1                |
| DIFF_HSTL_II_18 <sup>(8)</sup> | 1.7   | 1.8     | 1.9     | 100             | –        | –        | 0.8                             | –       | 1.1                |
| DIFF_HSTL_III_18               | 1.7   | 1.8     | 1.9     | 100             | –        | –        | 0.8                             | –       | 1.1                |
| DIFF_HSTL_I                    | 1.4   | 1.5     | 1.6     | 100             | –        | –        | 0.68                            | –       | 0.9                |
| DIFF_HSTL_III                  | 1.4   | 1.5     | 1.6     | 100             | –        | –        | –                               | 0.9     | –                  |
| DIFF_SSTL18_I                  | 1.7   | 1.8     | 1.9     | 100             | –        | –        | 0.7                             | –       | 1.1                |
| DIFF_SSTL18_II <sup>(8)</sup>  | 1.7   | 1.8     | 1.9     | 100             | –        | –        | 0.7                             | –       | 1.1                |
| DIFF_SSTL2_I                   | 2.3   | 2.5     | 2.7     | 100             | –        | –        | 1.0                             | –       | 1.5                |
| DIFF_SSTL2_II <sup>(8)</sup>   | 2.3   | 2.5     | 2.7     | 100             | –        | –        | 1.0                             | –       | 1.5                |
| DIFF_SSTL3_I                   | 3.0   | 3.3     | 3.6     | 100             | –        | –        | 1.1                             | –       | 1.9                |
| DIFF_SSTL3_II                  | 3.0   | 3.3     | 3.6     | 100             | –        | –        | 1.1                             | –       | 1.9                |

**Notes:**

1. The V<sub>CCO</sub> rails supply only differential output drivers, not input circuits.
2. V<sub>ICM</sub> must be less than V<sub>CCAUX</sub>.
3. These true differential output standards are supported only on FPGA banks 0 and 2. Inputs are unrestricted. See the chapter "Using I/O Resources" in [UG331](#).
4. See "External Termination Requirements for Differential I/O," page 20.
5. LVPECL is supported on inputs only, not outputs. LVPECL\_33 requires V<sub>CCAUX</sub>=3.3V ± 10%.
6. LVPECL\_33 maximum V<sub>ICM</sub> = the lower of 2.8V or V<sub>CCAUX</sub> - (V<sub>ID</sub> / 2)
7. Requires V<sub>CCAUX</sub> = 3.3V ± 10% for inputs. (V<sub>CCAUX</sub> - 300 mV) ≤ V<sub>ICM</sub> ≤ (V<sub>CCAUX</sub> - 37 mV)
8. These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the chapter "Using I/O Resources" in [UG331](#).
9. All standards except for LVPECL and TMDS can have V<sub>CCAUX</sub> at either 2.5V or 3.3V. Define your V<sub>CCAUX</sub> level using the CONFIG VCCAUX constraint.

### Output Timing Adjustments

Table 26: Output Timing Adjustments for IOB

| Convert Output Time from LVC MOS25 with 12mA Drive and Fast Slew Rate to the Following Signal Standard (IOSTANDARD) |         |       | Add the Adjustment Below |                     | Units |
|---|---------|-------|--------------------------|---------------------|-------|
|   |         |       | Speed Grade              |                     |       |
|   |         |       | -5                       | -4                  |       |
| <b>Single-Ended Standards</b>   |         |       |                          |                     |       |
| LVTTTL  | Slow    | 2 mA  | 5.58                     | 5.58                | ns    |
|   |         | 4 mA  | 3.16                     | 3.16                | ns    |
|   |         | 6 mA  | 3.17                     | 3.17                | ns    |
|   |         | 8 mA  | 2.09                     | 2.09                | ns    |
|   |         | 12 mA | 1.62                     | 1.62                | ns    |
|   |         | 16 mA | 1.24                     | 1.24                | ns    |
|   |         | 24 mA | 2.74 <sup>(3)</sup>      | 2.74 <sup>(3)</sup> | ns    |
|   |         | Fast  | 2 mA                     | 3.03                | 3.03  |
|   | 4 mA    |       | 1.71                     | 1.71                | ns    |
|   | 6 mA    |       | 1.71                     | 1.71                | ns    |
|   | 8 mA    |       | 0.53                     | 0.53                | ns    |
|   | 12 mA   |       | 0.53                     | 0.53                | ns    |
|   | 16 mA   |       | 0.59                     | 0.59                | ns    |
|   | 24 mA   |       | 0.60                     | 0.60                | ns    |
|   | QuietIO |       | 2 mA                     | 27.67               | 27.67 |
|   |         | 4 mA  | 27.67                    | 27.67               | ns    |
|   |         | 6 mA  | 27.67                    | 27.67               | ns    |
|   |         | 8 mA  | 16.71                    | 16.71               | ns    |
|   |         | 12 mA | 16.67                    | 16.67               | ns    |
|   |         | 16 mA | 16.22                    | 16.22               | ns    |
|   |         | 24 mA | 12.11                    | 12.11               | ns    |

Table 26: Output Timing Adjustments for IOB(Continued)

| Convert Output Time from LVC MOS25 with 12mA Drive and Fast Slew Rate to the Following Signal Standard (IOSTANDARD) |         |       | Add the Adjustment Below |                     | Units |
|---|---------|-------|--------------------------|---------------------|-------|
|   |         |       | Speed Grade              |                     |       |
|   |         |       | -5                       | -4                  |       |
| LVC MOS33   | Slow    | 2 mA  | 5.58                     | 5.58                | ns    |
|   |         | 4 mA  | 3.17                     | 3.17                | ns    |
|   |         | 6 mA  | 3.17                     | 3.17                | ns    |
|   |         | 8 mA  | 2.09                     | 2.09                | ns    |
|   |         | 12 mA | 1.24                     | 1.24                | ns    |
|   |         | 16 mA | 1.15                     | 1.15                | ns    |
|   |         | 24 mA | 2.55 <sup>(3)</sup>      | 2.55 <sup>(3)</sup> | ns    |
|   |         | Fast  | 2 mA                     | 3.02                | 3.02  |
|   | 4 mA    |       | 1.71                     | 1.71                | ns    |
|   | 6 mA    |       | 1.72                     | 1.72                | ns    |
|   | 8 mA    |       | 0.53                     | 0.53                | ns    |
|   | 12 mA   |       | 0.59                     | 0.59                | ns    |
|   | 16 mA   |       | 0.59                     | 0.59                | ns    |
|   | 24 mA   |       | 0.51                     | 0.51                | ns    |
|   | QuietIO |       | 2 mA                     | 27.67               | 27.67 |
|   |         | 4 mA  | 27.67                    | 27.67               | ns    |
|   |         | 6 mA  | 27.67                    | 27.67               | ns    |
|   |         | 8 mA  | 16.71                    | 16.71               | ns    |
|   |         | 12 mA | 16.29                    | 16.29               | ns    |
|   |         | 16 mA | 16.18                    | 16.18               | ns    |
|   |         | 24 mA | 12.11                    | 12.11               | ns    |

## Using IBIS Models to Simulate Load Conditions in Application

IBIS models permit the most accurate prediction of timing delays for a given application. The parameters found in the IBIS model ( $V_{REF}$ ,  $R_{REF}$ , and  $V_{MEAS}$ ) correspond directly with the parameters used in [Table 27](#) ( $V_T$ ,  $R_T$ , and  $V_M$ ). Do not confuse  $V_{REF}$  (the termination voltage) from the IBIS model with  $V_{REF}$  (the input-switching threshold) from the table. A fourth parameter,  $C_{REF}$  is always zero. The four parameters describe all relevant output test conditions. IBIS models are found in the Xilinx development software as well as at the following link:

[www.xilinx.com/support/download/index.htm](http://www.xilinx.com/support/download/index.htm)

Delays for a given application are simulated according to its specific load conditions as follows:

1. Simulate the desired signal standard with the output driver connected to the test setup shown in [Figure 9](#). Use parameter values  $V_T$ ,  $R_T$ , and  $V_M$  from [Table 27](#).  $C_{REF}$  is zero.
2. Record the time to  $V_M$ .
3. Simulate the same signal standard with the output driver connected to the PCB trace with load. Use the appropriate IBIS model (including  $V_{REF}$ ,  $R_{REF}$ ,  $C_{REF}$ , and  $V_{MEAS}$  values) or capacitive value to represent the load.
4. Record the time to  $V_{MEAS}$ .
5. Compare the results of steps 2 and 4. Add (or subtract) the increase (or decrease) in delay to (or from) the appropriate Output standard adjustment ([Table 26](#)) to yield the worst-case delay of the PCB trace.

## Simultaneously Switching Output Guidelines

This section provides guidelines for the recommended maximum allowable number of Simultaneous Switching Outputs (SSOs). These guidelines describe the maximum number of user I/O pins of a given output signal standard that should simultaneously switch in the same direction, while maintaining a safe level of switching noise. Meeting these guidelines for the stated test conditions ensures that the FPGA operates free from the adverse effects of ground and power bounce.

Ground or power bounce occurs when a large number of outputs simultaneously switch in the same direction. The output drive transistors all conduct current to a common voltage rail. Low-to-High transitions conduct to the  $V_{CCO}$  rail; High-to-Low transitions conduct to the GND rail. The resulting cumulative current transient induces a voltage difference across the inductance that exists between the die pad and the power supply or ground return. The inductance is associated with bonding wires, the package lead frame, and any other signal routing inside the package. Other variables contribute to SSO noise levels, including stray inductance on the PCB as well as capacitive loading at receivers. Any SSO-induced voltage consequently affects internal switching noise margins and ultimately signal quality.

[Table 28](#) and [Table 29](#) provide the essential SSO guidelines. For each device/package combination, [Table 28](#) provides the number of equivalent  $V_{CCO}/GND$  pairs. The equivalent number of pairs is based on characterization and may not match the physical number of pairs. For each output signal standard and drive strength, [Table 29](#) recommends the maximum number of SSOs, switching in the same direction, allowed per  $V_{CCO}/GND$  pair within an I/O bank. The guidelines in [Table 29](#) are categorized by package style, slew rate, and output drive current. Furthermore, the number of SSOs is specified by I/O bank. Generally, the left and right I/O banks (Banks 1 and 3) support higher output drive current.

Multiply the appropriate numbers from [Table 28](#) and [Table 29](#) to calculate the maximum number of SSOs allowed within an I/O bank. Exceeding these SSO guidelines might result in increased power or ground bounce, degraded signal integrity, or increased system jitter.

$$SSO_{MAX}/IO \text{ Bank} = \text{Table 28} \times \text{Table 29}$$

The recommended maximum SSO values assume that the FPGA is soldered on the printed circuit board and that the board uses sound design practices. The SSO values do not apply for FPGAs mounted in sockets, due to the lead inductance introduced by the socket.

The SSO values assume that the  $V_{CCAUX}$  is powered at 3.3V. Setting  $V_{CCAUX}$  to 2.5V provides better SSO characteristics.

The number of SSOs allowed for quad-flat packages (VQ/TQ) is lower than for ball grid array packages (FG) due to the larger lead inductance of the quad-flat packages. Ball grid array packages are recommended for applications with a large number of simultaneously switching outputs.

## Configurable Logic Block (CLB) Timing

Table 30: CLB (SLICEM) Timing

| Symbol                       | Description   | Speed Grade |      |      |      | Units |
|------------------------------|---|-------------|------|------|------|-------|
|                              |   | -5          |      | -4   |      |       |
|                              |   | Min         | Max  | Min  | Max  |       |
| <b>Clock-to-Output Times</b> |   |             |      |      |      |       |
| $T_{CKO}$                    | When reading from the FFX (FFY) Flip-Flop, the time from the active transition at the CLK input to data appearing at the XQ (YQ) output | –           | 0.60 | –    | 0.68 | ns    |
| <b>Setup Times</b>           |   |             |      |      |      |       |
| $T_{AS}$                     | Time from the setup of data at the F or G input to the active transition at the CLK input of the CLB                                    | 0.18        | –    | 0.36 | –    | ns    |
| $T_{DICK}$                   | Time from the setup of data at the BX or BY input to the active transition at the CLK input of the CLB                                  | 1.58        | –    | 1.88 | –    | ns    |
| <b>Hold Times</b>            |   |             |      |      |      |       |
| $T_{AH}$                     | Time from the active transition at the CLK input to the point where data is last held at the F or G input                               | 0           | –    | 0    | –    | ns    |
| $T_{CKDI}$                   | Time from the active transition at the CLK input to the point where data is last held at the BX or BY input                             | 0           | –    | 0    | –    | ns    |
| <b>Clock Timing</b>          |   |             |      |      |      |       |
| $T_{CH}$                     | The High pulse width of the CLB's CLK signal  | 0.63        | –    | 0.75 | –    | ns    |
| $T_{CL}$                     | The Low pulse width of the CLK signal   | 0.63        | –    | 0.75 | –    | ns    |
| $F_{TOG}$                    | Toggle frequency (for export control)   | 0           | 770  | 0    | 667  | MHz   |
| <b>Propagation Times</b>     |   |             |      |      |      |       |
| $T_{ILO}$                    | The time it takes for data to travel from the CLB's F (G) input to the X (Y) output   | –           | 0.62 | –    | 0.71 | ns    |
| <b>Set/Reset Pulse Width</b> |   |             |      |      |      |       |
| $T_{RPW\_CLB}$               | The minimum allowable pulse width, High or Low, to the CLB's SR input   | 1.33        | –    | 1.61 | –    | ns    |

### Notes:

- The numbers in this table are based on the operating conditions set forth in [Table 8](#).

Table 39: Switching Characteristics for the DFS(Continued)

| Symbol                    | Description   | Device | Speed Grade   |     |     |     | Units |               |
|---------------------------|---|--------|---|-----|-----|-----|-------|---------------|
|                           |   |        | -5  |     | -4  |     |       |               |
|                           |   |        | Min   | Max | Min | Max |       |               |
| <b>Lock Time</b>          |   |        |   |     |     |     |       |               |
| LOCK_FX <sup>(2, 3)</sup> | The time from deassertion at the DCM's Reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. If using both the DLL and the DFS, use the longer locking time. | All    | $5 \text{ MHz} \leq F_{\text{CLKIN}} \leq 15 \text{ MHz}$ |     | -   |     | 5     | ms            |
|                           |   |        | $F_{\text{CLKIN}} > 15 \text{ MHz}$                       |     | -   |     | 450   | $\mu\text{s}$ |

**Notes:**

- The numbers in this table are based on the operating conditions set forth in [Table 8](#) and [Table 38](#).
- DFS performance requires the additional logic automatically added by ISE 9.1i and later software revisions.
- For optimal jitter tolerance and faster lock time, use the CLKIN\_PERIOD attribute.
- Maximum output jitter is characterized within a reasonable noise environment (150 ps input period jitter, 40 SSOs and 25% CLB switching) on an XC3S1400A FPGA. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply and PCB design. The actual maximum output jitter depends on the system application.
- The CLKFX and CLKFX180 outputs always have an approximate 50% duty cycle.
- Some duty-cycle and alignment specifications include a percentage of the CLKFX output period. For example, the data sheet specifies a maximum CLKFX jitter of " $\pm[1\% \text{ of CLKFX period} + 200]$ ". Assume the CLKFX output frequency is 100 MHz. The equivalent CLKFX period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is  $\pm[100 \text{ ps} + 200 \text{ ps}] = \pm 300 \text{ ps}$ .



Table 57: Types of Pins on Spartan-3A FPGAs(Continued)

| Type / Color Code | Description  | Pin Name(s) in Type |
|-------------------|--|---------------------|
| PWR MGMT          | Control and status pins for the power-saving Suspend mode. SUSPEND is a dedicated pin and is powered by V <sub>CCAUX</sub> . AWAKE is a dual-purpose pin. Unless Suspend mode is enabled in the application, AWAKE is available as a user-I/O pin. | SUSPEND, AWAKE      |
| JTAG              | Dedicated JTAG pin - 4 per device. Not available as a user-I/O pin. Every package has four dedicated JTAG pins. These pins are powered by V <sub>CCAUX</sub> .   | TDI, TMS, TCK, TDO  |
| GND               | Dedicated ground pin. The number of GND pins depends on the package used. All must be connected.   | GND                 |
| VCCAUX            | Dedicated auxiliary power supply pin. The number of VCCAUX pins depends on the package used. All must be connected. V <sub>CCAUX</sub> can be either 2.5V or 3.3V. Set on board and using CONFIG VCCAUX constraint.                                | VCCAUX              |
| VCCINT            | Dedicated internal core logic power supply pin. The number of VCCINT pins depends on the package used. All must be connected to +1.2V.   | VCCINT              |
| VCCO              | Along with all the other VCCO pins in the same bank, this pin supplies power to the output buffers within the I/O bank and sets the input threshold voltage for some I/O standards. All must be connected.   | VCCO_#              |
| N.C.              | This package pin is not connected in this specific device/package combination but may be connected in larger devices in the same package.  | N.C.                |

**Notes:**

1. # = I/O bank number, an integer between 0 and 3.

**Package Pins by Type**

Each package has three separate voltage supply inputs—VCCINT, VCCAUX, and VCCO—and a common ground return, GND. The numbers of pins dedicated to these functions vary by package, as shown in [Table 58](#).

Table 58: Power and Ground Supply Pins by Package

| Package               | VCCINT | VCCAUX | VCCO | GND |
|-----------------------|--------|--------|------|-----|
| VQ100                 | 4      | 3      | 6    | 13  |
| TQ144                 | 4      | 4      | 8    | 13  |
| FT256 (50A/200A/400A) | 6      | 4      | 16   | 28  |
| FT256 (700A/1400A)    | 15     | 10     | 13   | 50  |
| FG320                 | 6      | 8      | 16   | 32  |
| FG400                 | 9      | 8      | 22   | 43  |
| FG484                 | 15     | 10     | 24   | 53  |
| FG676                 | 23     | 14     | 36   | 77  |

A majority of package pins are user-defined I/O or input pins. However, the numbers and characteristics of these I/O depend on the device type and the package in which it is available, as shown in [Table 59](#). The table shows the maximum number of single-ended I/O pins available, assuming that all I/O-, INPUT-, DUAL-, VREF-, and CLK-type pins are used as general-purpose I/O. AWAKE is counted here as a dual-purpose I/O pin. Likewise, the table shows the maximum number of differential pin-pairs available on the package. Finally, the table shows how the total maximum user-I/Os are distributed by pin type, including the number of unconnected—N.C.—pins on the device.

Not all I/O standards are supported on all I/O banks. The left and right banks (I/O banks 1 and 3) support higher output drive current than the top and bottom banks (I/O banks 0 and 2). Similarly, true differential output standards, such as LVDS, RSDS, PPDS, miniLVDS, and TMDS, are only supported in the top or bottom banks (I/O banks 0 and 2). Inputs are unrestricted. For more details, see the chapter “Using I/O Resources” in [UG331](#).

## Package Thermal Characteristics

The power dissipated by an FPGA application has implications on package selection and system design. The power consumed by a Spartan-3A FPGA is reported using either the [XPower Power Estimator](#) or the [XPower Analyzer](#) calculator integrated in the Xilinx® ISE® development software. [Table 62](#) provides the thermal characteristics for the various Spartan-3A FPGA package offerings. This information is also available using the Thermal Query tool on xilinx.com ([www.xilinx.com/cgi-bin/thermal/thermal.pl](http://www.xilinx.com/cgi-bin/thermal/thermal.pl)).

The junction-to-case thermal resistance ( $\theta_{JC}$ ) indicates the difference between the temperature measured on the package body (case) and the die junction temperature per watt of power consumption. The junction-to-board ( $\theta_{JB}$ ) value similarly reports the difference between the board and junction temperature. The junction-to-ambient ( $\theta_{JA}$ ) value reports the temperature difference between the ambient environment and the junction temperature. The  $\theta_{JA}$  value is reported at different air velocities, measured in linear feet per minute (LFM). The “Still Air (0 LFM)” column shows the  $\theta_{JA}$  value in a system without a fan. The thermal resistance drops with increasing air flow.

Table 62: Spartan-3A Package Thermal Characteristics

| Package         | Device    | Junction-to-Case ( $\theta_{JC}$ ) | Junction-to-Board ( $\theta_{JB}$ ) | Junction-to-Ambient ( $\theta_{JA}$ ) at Different Air Flows |         |         |         | Units   |
|-----------------|-----------|------------------------------------|-------------------------------------|--|---------|---------|---------|---------|
|                 |           |                                    |                                     | Still Air (0 LFM)  | 250 LFM | 500 LFM | 750 LFM |         |
| VQ100<br>VQG100 | XC3S50A   | 12.9                               | 30.1                                | 48.5   | 40.4    | 37.6    | 36.6    | °C/Watt |
|                 | XC3S200A  | 10.9                               | 25.7                                | 42.9   | 35.7    | 33.2    | 32.4    | °C/Watt |
| TQ144<br>TQG144 | XC3S50A   | 16.5                               | 32.0                                | 42.4   | 36.3    | 35.8    | 34.9    | °C/Watt |
| FT256<br>FTG256 | XC3S50A   | 16.0                               | 33.5                                | 42.3   | 35.6    | 35.5    | 34.5    | °C/Watt |
|                 | XC3S200A  | 10.3                               | 23.8                                | 32.7   | 26.6    | 26.1    | 25.2    | °C/Watt |
|                 | XC3S400A  | 8.4                                | 19.3                                | 29.9   | 24.9    | 23.0    | 22.3    | °C/Watt |
|                 | XC3S700A  | 7.8                                | 18.6                                | 28.1   | 22.3    | 21.2    | 20.7    | °C/Watt |
|                 | XC3S1400A | 5.4                                | 14.1                                | 24.2   | 18.7    | 17.5    | 17.0    | °C/Watt |
| FG320<br>FGG320 | XC3S200A  | 11.7                               | 18.5                                | 27.8   | 22.3    | 21.1    | 20.3    | °C/Watt |
|                 | XC3S400A  | 9.9                                | 15.4                                | 25.2   | 19.8    | 18.6    | 17.8    | °C/Watt |
| FG400<br>FGG400 | XC3S400A  | 9.8                                | 15.5                                | 25.6   | 19.2    | 18.0    | 17.3    | °C/Watt |
|                 | XC3S700A  | 8.2                                | 13.0                                | 23.1   | 17.9    | 16.7    | 16.0    | °C/Watt |
| FG484<br>FGG484 | XC3S700A  | 7.9                                | 12.8                                | 22.3   | 17.4    | 16.2    | 15.5    | °C/Watt |
|                 | XC3S1400A | 6.0                                | 9.9                                 | 19.5   | 14.7    | 13.5    | 12.8    | °C/Watt |
| FG676<br>FGG676 | XC3S1400A | 5.8                                | 9.4                                 | 17.8   | 13.5    | 12.4    | 11.8    | °C/Watt |

### VQ100 Footprint (XC3S50A)

Note pin 1 indicator in top-left corner and logo orientation.




Figure 17: VQ100 Package Footprint - XC3S50A (Top View)

|    |   |    |   |   |   |
|----|---|----|---|---|---|
| 17 | <b>IO:</b> Unrestricted, general-purpose user I/O     | 20 | <b>DUAL:</b> Configuration pins, then possible user I/O | 6 | <b>VREF:</b> User I/O or input voltage reference for bank |
| 2  | <b>INPUT:</b> Unrestricted, general-purpose input pin | 23 | <b>CLK:</b> User I/O, input, or global buffer input     | 6 | <b>VCCO:</b> Output voltage supply for bank               |
| 2  | <b>CONFIG:</b> Dedicated configuration pins           | 4  | <b>JTAG:</b> Dedicated JTAG port pins                   | 4 | <b>VCCINT:</b> Internal core supply voltage (+1.2V)       |
| 0  | <b>N.C.:</b> Not connected                            | 13 | <b>GND:</b> Ground                                      | 3 | <b>VCCAUX:</b> Auxiliary supply voltage                   |

FT256 Footprint (XC3S50A)

|   |                     | (Differential Outputs) |                         |                     |                   | Bank 0              |               |                   |                   | (Differential Outputs) |                  |                     |                |                        |                         |                         |            |
|---|---------------------|------------------------|-------------------------|---------------------|-------------------|---------------------|---------------|-------------------|-------------------|------------------------|------------------|---------------------|----------------|------------------------|-------------------------|-------------------------|------------|
|   |                     | 1                      | 2                       | 3                   | 4                 | 5                   | 6             | 7                 | 8                 | 9                      | 10               | 11                  | 12             | 13                     | 14                      | 15                      | 16         |
| A | (High Output Drive) | GND                    | PROG_B                  | I/O L19P_0          | I/O L18P_0        | I/O L17P_0          | I/O L15P_0    | N.C.              | I/O L12P_0 GCLK10 | I/O L10N_0 GCLK7       | I/O L08N_0       | I/O L07N_0          | N.C.           | I/O L04N_0             | I/O L04P_0              | TCK                     | GND        |
|   |                     | TDI                    | TMS                     | I/O L19N_0          | I/O L18N_0        | VCCO_0              | I/O L15N_0    | GND               | I/O L12N_0 GCLK11 | VCCO_0                 | I/O L08P_0       | GND                 | INPUT          | VCCO_0                 | I/O L02N_0              | I/O L02P_0 VREF_0       | TDO        |
|   |                     | I/O L01N_3             | I/O L01P_3              | GND                 | I/O L20P_0 VREF_0 | I/O L17N_0          | I/O L16N_0    | N.C.              | I/O L11P_0 GCLK8  | I/O L10P_0 GCLK6       | I/O L09P_0 GCLK4 | I/O L07P_0          | I/O L03P_0     | I/O L01N_0             | GND                     | I/O L24N_1              | I/O L24P_1 |
| D | I/O L03P_3          | VCCO_3                 | I/O L02N_3              | I/O L02P_3          | I/O L20N_0 PUDC_B | INPUT               | I/O L16P_0    | I/O L11N_0 GCLK9  | I/O L09N_0 GCLK5  | N.C.                   | I/O L03N_0       | INPUT               | I/O L01P_0     | I/O L23N_1             | I/O L22N_1              | I/O L22P_1              |            |
| E | I/O L03N_3          | N.C.                   | N.C.                    | INPUT L04P_3        | GND               | INPUT               | N.C.          | VCCO_0            | INPUT VREF_0      | N.C.                   | VCCAUX           | GND                 | I/O L23P_1     | I/O L20P_1             | VCCO_1                  | N.C.                    |            |
| F | I/O L08P_3          | GND                    | N.C.                    | INPUT L04N_3 VREF_3 | VCCAUX            | GND                 | INPUT         | N.C.              | INPUT             | INPUT                  | INPUT L25N_1     | INPUT L25P_1 VREF_1 | I/O L20N_1     | N.C.                   | N.C.                    | N.C.                    |            |
| G | I/O L08N_3 VREF_3   | I/O L11P_3 LHCLK0      | N.C.                    | N.C.                | N.C.              | N.C.                | VCCINT        | GND               | VCCINT            | GND                    | INPUT L21N_1     | INPUT L21P_1 VREF_1 | N.C.           | N.C.                   | GND                     | N.C.                    |            |
| H | I/O L11N_3 LHCLK1   | VCCO_3                 | I/O L12P_3 LHCLK2       | N.C.                | N.C.              | N.C.                | INPUT L13P_3  | VCCINT            | GND               | INPUT L13P_1           | INPUT L13N_1     | VCCO_1              | N.C.           | I/O L14N_1 RHCLK5      | I/O L15P_1 IRDY1 RHCLK6 | I/O L15N_1 RHCLK7       |            |
| J | I/O L14N_3 LHCLK5   | I/O L14P_3 LHCLK4      | I/O L12N_3 IRDY2 LHCLK3 | N.C.                | VCCO_3            | N.C.                | INPUT L13N_3  | GND               | VCCINT            | N.C.                   | N.C.             | I/O L10P_1          | I/O L10N_1     | I/O L14P_1 RHCLK4      | VCCO_1                  | I/O L12N_1 TRDY1 RHCLK3 |            |
| K | I/O L15N_3 LHCLK7   | GND                    | I/O L15P_3 TRDY2 LHCLK6 | N.C.                | INPUT L21P_3      | INPUT L21N_3        | GND           | VCCINT            | GND               | VCCINT                 | INPUT L04P_1     | INPUT L04N_1 VREF_1 | N.C.           | I/O L11N_1 RHCLK1      | I/O L11P_1 RHCLK0       | I/O L12P_1 RHCLK2       |            |
| L | N.C.                | N.C.                   | N.C.                    | N.C.                | INPUT L25P_3      | INPUT L25N_3 VREF_3 | INPUT         | INPUT             | INPUT VREF_2      | INPUT VREF_2           | GND              | VCCAUX              | N.C.           | N.C.                   | GND                     | N.C.                    |            |
| M | I/O L20P_3          | VCCO_3                 | N.C.                    | I/O L24N_3          | GND               | VCCAUX              | INPUT VREF_2  | INPUT VREF_2      | VCCO_2            | N.C.                   | INPUT VREF_2     | GND                 | N.C.           | N.C.                   | N.C.                    | N.C.                    |            |
| N | I/O L20N_3          | I/O L22P_3             | I/O L24P_3              | I/O L01P_2 M1       | INPUT VREF_2      | I/O L03N_2 VS1      | N.C.          | I/O L08N_2 D4     | I/O L11P_2 GCLK0  | N.C.                   | I/O L16N_2       | N.C.                | I/O L01P_1 HDC | I/O L01N_1 LDC2        | VCCO_1                  | I/O L03N_1              |            |
| P | I/O L22N_3          | I/O L23N_3             | GND                     | I/O L01N_2 M0       | I/O L04N_2 VS0    | N.C.                | I/O L08P_2 D5 | I/O L10P_2 GCLK14 | I/O L11N_2 GCLK1  | I/O L14P_2 MOSI CSI_B  | I/O L16P_2       | I/O L17N_2 D3       | N.C.           | GND                    | I/O L02N_1 LDC0         | I/O L03P_1              |            |
| R | I/O L23P_3          | I/O L02P_2 M2          | I/O L03P_2 RDWR_B       | VCCO_2              | I/O L06P_2        | GND                 | N.C.          | VCCO_2            | I/O L12P_2 GCLK2  | GND                    | I/O L15N_2 DOUT  | VCCO_2              | I/O L20P_2 D1  | I/O L20N_2 CCLK        | I/O L02P_1 LDC1         | SUSPEND                 |            |
| T | GND                 | I/O L02N_2 CSO_B       | I/O L04P_2 VS2          | I/O L05P_2          | I/O L05N_2 D7     | I/O L06N_2 D6       | N.C.          | I/O L10N_2 GCLK15 | I/O L12N_2 GCLK3  | I/O L14N_2             | I/O L15P_2 AWAKE | I/O L17P_2 INIT_B   | I/O L18P_2 D2  | I/O L18N_2 D0 DIN/MISO | DONE                    | GND                     |            |
|   |                     | (Differential Outputs) |                         |                     |                   | Bank 2              |               |                   |                   | (Differential Outputs) |                  |                     |                |                        |                         |                         |            |

Figure 20: XC3S50A FT256 Package Footprint (Top View)

- 53 **I/O:** Unrestricted, general-purpose user I/O
- 25 **DUAL:** Configuration pins, then possible user I/O
- 15 **VREF:** User I/O or input voltage reference for bank
- 2 **CONFIG:** Dedicated configuration pins
- 30 **CLK:** User I/O, input, or global buffer input
- 16 **VCCO:** Output voltage supply for bank
- 4 **JTAG:** Dedicated JTAG port pins
- 6 **VCCINT:** Internal core supply voltage (+1.2V)
- 51 **N.C.:** Not connected (XC3S50A only)
- 28 **GND:** Ground
- 4 **VCCAUX:** Auxiliary supply voltage
- 2 **SUSPEND:** Dedicated SUSPEND and dual-purpose AWAKE Power Management pins

## FG320: 320-ball Fine-pitch Ball Grid Array

The 320-ball fine-pitch ball grid array package, FG320, supports two Spartan-3A FPGAs, the XC3S200A and the XC3S400A, as shown in [Table 77](#) and [Figure 23](#).

The FG320 package is an 18 x 18 array of solder balls minus the four center balls.

[Table 77](#) lists all the package pins. They are sorted by bank number and then by pin name of the largest device. Pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type, as defined earlier.

The shaded rows indicate pinout differences between the XC3S200A and the XC3S400A FPGAs. The XC3S200A has three unconnected balls, indicated as N.C. (No Connection) in [Table 77](#) and with the black diamond character (◆) in [Table 77](#) and [Figure 23](#).

All other balls have nearly identical functionality on all three devices. [Table 80](#) summarizes the Spartan-3A FPGA footprint migration differences for the FG320 package.

An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at

[www.xilinx.com/support/documentation/data\\_sheets/s3a\\_pin.zip](http://www.xilinx.com/support/documentation/data_sheets/s3a_pin.zip).

### Pinout Table

Table 77: Spartan-3A FG320 Pinout

| Bank | Pin Name         | FG320 Ball | Type |
|------|------------------|------------|------|
| 0    | IO_L01N_0        | C15        | I/O  |
| 0    | IO_L01P_0        | C16        | I/O  |
| 0    | IO_L02N_0        | A16        | I/O  |
| 0    | IO_L02P_0/VREF_0 | B16        | VREF |
| 0    | IO_L03N_0        | A14        | I/O  |
| 0    | IO_L03P_0        | A15        | I/O  |
| 0    | IO_L04N_0        | C14        | I/O  |
| 0    | IO_L04P_0        | B15        | I/O  |
| 0    | IO_L05N_0        | D12        | I/O  |
| 0    | IO_L05P_0        | C13        | I/O  |
| 0    | IO_L06N_0/VREF_0 | A13        | VREF |
| 0    | IO_L06P_0        | B13        | I/O  |
| 0    | IO_L07N_0        | B12        | I/O  |
| 0    | IO_L07P_0        | C12        | I/O  |
| 0    | IO_L08N_0        | F11        | I/O  |
| 0    | IO_L08P_0        | E11        | I/O  |
| 0    | IO_L09N_0        | A11        | I/O  |

Table 77: Spartan-3A FG320 Pinout(Continued)

| Bank | Pin Name                                     | FG320 Ball | Type  |
|------|--|------------|-------|
| 0    | IO_L09P_0                                    | B11        | I/O   |
| 0    | IO_L10N_0                                    | D10        | I/O   |
| 0    | IO_L10P_0                                    | C11        | I/O   |
| 0    | IO_L11N_0/GCLK5                              | C9         | GCLK  |
| 0    | IO_L11P_0/GCLK4                              | B10        | GCLK  |
| 0    | IO_L12N_0/GCLK7                              | B9         | GCLK  |
| 0    | IO_L12P_0/GCLK6                              | A10        | GCLK  |
| 0    | IO_L13N_0/GCLK9                              | B7         | GCLK  |
| 0    | IO_L13P_0/GCLK8                              | A8         | GCLK  |
| 0    | IO_L14N_0/GCLK11                             | C8         | GCLK  |
| 0    | IO_L14P_0/GCLK10                             | B8         | GCLK  |
| 0    | IO_L15N_0                                    | C7         | I/O   |
| 0    | IO_L15P_0                                    | D8         | I/O   |
| 0    | IO_L16N_0                                    | E9         | I/O   |
| 0    | IO_L16P_0                                    | D9         | I/O   |
| 0    | IO_L17N_0                                    | B6         | I/O   |
| 0    | IO_L17P_0                                    | A6         | I/O   |
| 0    | IO_L18N_0/VREF_0                             | A4         | VREF  |
| 0    | IO_L18P_0                                    | A5         | I/O   |
| 0    | IO_L19N_0                                    | E7         | I/O   |
| 0    | IO_L19P_0                                    | F8         | I/O   |
| 0    | IO_L20N_0                                    | D6         | I/O   |
| 0    | IO_L20P_0                                    | C6         | I/O   |
| 0    | IO_L21N_0                                    | A3         | I/O   |
| 0    | IO_L21P_0                                    | B4         | I/O   |
| 0    | IO_L22N_0                                    | D5         | I/O   |
| 0    | IO_L22P_0                                    | C5         | I/O   |
| 0    | IO_L23N_0                                    | A2         | I/O   |
| 0    | IO_L23P_0                                    | B3         | I/O   |
| 0    | IO_L24N_0/PUDC_B                             | E5         | DUAL  |
| 0    | IO_L24P_0/VREF_0                             | E6         | VREF  |
| 0    | IP_0   | D13        | INPUT |
| 0    | IP_0   | D14        | INPUT |
| 0    | IP_0   | E12        | INPUT |
| 0    | <b>XC3S400A: IP_0<br/>XC3S200A: N.C. (◆)</b> | E13        | INPUT |
| 0    | IP_0   | F7         | INPUT |
| 0    | IP_0   | F9         | INPUT |
| 0    | IP_0   | F10        | INPUT |

Table 77: Spartan-3A FG320 Pinout(Continued)

| Bank | Pin Name             | FG320 Ball | Type     |
|------|----------------------|------------|----------|
| 2    | IO_L02N_2/CSO_B      | V3         | DUAL     |
| 2    | IO_L02P_2/M2         | V2         | DUAL     |
| 2    | IO_L03N_2/VS2        | U4         | DUAL     |
| 2    | IO_L03P_2/RDWR_B     | T4         | DUAL     |
| 2    | IO_L04N_2            | T5         | I/O      |
| 2    | IO_L04P_2            | R5         | I/O      |
| 2    | IO_L05N_2/VS0        | V5         | DUAL     |
| 2    | IO_L05P_2/VS1        | V4         | DUAL     |
| 2    | IO_L06N_2            | U6         | I/O      |
| 2    | IO_L06P_2            | T6         | I/O      |
| 2    | IO_L07N_2            | P8         | I/O      |
| 2    | IO_L07P_2            | N8         | I/O      |
| 2    | IO_L08N_2/D6         | T7         | DUAL     |
| 2    | IO_L08P_2/D7         | R7         | DUAL     |
| 2    | IO_L09N_2            | R9         | I/O      |
| 2    | IO_L09P_2            | T8         | I/O      |
| 2    | IO_L10N_2/D4         | V6         | DUAL     |
| 2    | IO_L10P_2/D5         | U7         | DUAL     |
| 2    | IO_L11N_2/GCLK13     | V8         | GCLK     |
| 2    | IO_L11P_2/GCLK12     | U8         | GCLK     |
| 2    | IO_L12N_2/GCLK15     | V9         | GCLK     |
| 2    | IO_L12P_2/GCLK14     | U9         | GCLK     |
| 2    | IO_L13N_2/GCLK1      | T10        | GCLK     |
| 2    | IO_L13P_2/GCLK0      | U10        | GCLK     |
| 2    | IO_L14N_2/GCLK3      | U11        | GCLK     |
| 2    | IO_L14P_2/GCLK2      | V11        | GCLK     |
| 2    | IO_L15N_2            | R10        | I/O      |
| 2    | IO_L15P_2            | P10        | I/O      |
| 2    | IO_L16N_2/MOSI/CSI_B | T11        | DUAL     |
| 2    | IO_L16P_2            | R11        | I/O      |
| 2    | IO_L17N_2            | V13        | I/O      |
| 2    | IO_L17P_2            | U12        | I/O      |
| 2    | IO_L18N_2/DOUT       | U13        | DUAL     |
| 2    | IO_L18P_2/AWAKE      | T12        | PWR MGMT |
| 2    | IO_L19N_2            | P12        | I/O      |
| 2    | IO_L19P_2            | N12        | I/O      |
| 2    | IO_L20N_2/D3         | R13        | DUAL     |
| 2    | IO_L20P_2/INIT_B     | T13        | DUAL     |
| 2    | IO_L21N_2            | T14        | I/O      |

Table 77: Spartan-3A FG320 Pinout(Continued)

| Bank | Pin Name  | FG320 Ball | Type  |
|------|---|------------|-------|
| 2    | IO_L21P_2   | V14        | I/O   |
| 2    | IO_L22N_2/D1  | U15        | DUAL  |
| 2    | IO_L22P_2/D2  | V15        | DUAL  |
| 2    | IO_L23N_2   | T15        | I/O   |
| 2    | IO_L23P_2   | R14        | I/O   |
| 2    | IO_L24N_2/CCLK  | U16        | DUAL  |
| 2    | IO_L24P_2/D0/DIN/MISO                                     | V16        | DUAL  |
| 2    | IP_2  | M8         | INPUT |
| 2    | IP_2  | M9         | INPUT |
| 2    | IP_2  | M12        | INPUT |
| 2    | <b>XC3S400A: IP_2</b><br><b>XC3S200A: N.C. (◆)</b>        | N7         | INPUT |
| 2    | IP_2  | N9         | INPUT |
| 2    | IP_2  | N11        | INPUT |
| 2    | IP_2  | R6         | INPUT |
| 2    | IP_2/VREF_2   | M11        | VREF  |
| 2    | IP_2/VREF_2   | N10        | VREF  |
| 2    | IP_2/VREF_2   | P6         | VREF  |
| 2    | IP_2/VREF_2   | P7         | VREF  |
| 2    | IP_2/VREF_2   | P9         | VREF  |
| 2    | IP_2/VREF_2   | P13        | VREF  |
| 2    | <b>XC3S400A: IP_2/VREF_2</b><br><b>XC3S200A: N.C. (◆)</b> | P14        | VREF  |
| 2    | VCCO_2  | P11        | VCCO  |
| 2    | VCCO_2  | R8         | VCCO  |
| 2    | VCCO_2  | U5         | VCCO  |
| 2    | VCCO_2  | U14        | VCCO  |
| 3    | IO_L01N_3   | C1         | I/O   |
| 3    | IO_L01P_3   | C2         | I/O   |
| 3    | IO_L02N_3   | B1         | I/O   |
| 3    | IO_L02P_3   | B2         | I/O   |
| 3    | IO_L03N_3   | D2         | I/O   |
| 3    | IO_L03P_3   | D3         | I/O   |
| 3    | IO_L05N_3   | G5         | I/O   |
| 3    | IO_L05P_3   | F5         | I/O   |
| 3    | IO_L06N_3   | E3         | I/O   |
| 3    | IO_L06P_3   | F4         | I/O   |
| 3    | IO_L07N_3   | E1         | I/O   |
| 3    | IO_L07P_3   | D1         | I/O   |
| 3    | IO_L09N_3   | G4         | I/O   |
| 3    | IO_L09P_3   | F3         | I/O   |

Table 77: Spartan-3A FG320 Pinout(Continued)

| Bank   | Pin Name | FG320 Ball | Type     |
|--------|----------|------------|----------|
| GND    | GND      | R15        | GND      |
| GND    | GND      | T9         | GND      |
| GND    | GND      | V1         | GND      |
| GND    | GND      | V7         | GND      |
| GND    | GND      | V12        | GND      |
| GND    | GND      | V18        | GND      |
| VCCAUX | SUSPEND  | T16        | PWR MGMT |
| VCCAUX | DONE     | V17        | CONFIG   |
| VCCAUX | PROG_B   | C4         | CONFIG   |
| VCCAUX | TCK      | A17        | JTAG     |
| VCCAUX | TDI      | E4         | JTAG     |
| VCCAUX | TDO      | E14        | JTAG     |
| VCCAUX | TMS      | C3         | JTAG     |
| VCCAUX | VCCAUX   | A9         | VCCAUX   |
| VCCAUX | VCCAUX   | G10        | VCCAUX   |
| VCCAUX | VCCAUX   | J12        | VCCAUX   |
| VCCAUX | VCCAUX   | J18        | VCCAUX   |
| VCCAUX | VCCAUX   | K1         | VCCAUX   |
| VCCAUX | VCCAUX   | K7         | VCCAUX   |
| VCCAUX | VCCAUX   | M10        | VCCAUX   |
| VCCAUX | VCCAUX   | V10        | VCCAUX   |
| VCCINT | VCCINT   | H9         | VCCINT   |
| VCCINT | VCCINT   | H11        | VCCINT   |
| VCCINT | VCCINT   | J8         | VCCINT   |
| VCCINT | VCCINT   | K11        | VCCINT   |
| VCCINT | VCCINT   | L8         | VCCINT   |
| VCCINT | VCCINT   | L10        | VCCINT   |

# FG320 Footprint




Figure 23: FG320 Package Footprint (Top View)

- |         |  |    |  |         |  |   |   |
|---------|--|----|--|---------|--|---|---|
| 101     | I/O: Unrestricted, general-purpose user I/O                | 51 | DUAL: Configuration pins, then possible user-I/O | 23 - 24 | VREF: User I/O or input voltage reference for bank | 2 | SUSPEND: Dedicated SUSPEND and dual-purpose AWAKE Power Management pins |
| 40 - 42 | INPUT: Unrestricted, general-purpose input pin             | 32 | CLK: User I/O, input, or global buffer input     | 16      | VCCO: Output voltage supply for bank               |   |   |
| 2       | CONFIG: Dedicated configuration pins                       | 4  | JTAG: Dedicated JTAG port pins                   | 6       | VCCINT: Internal core supply voltage (+1.2V)       |   |   |
| 3       | N.C.: Not connected. Only the XC3S200A has these pins (◆). | 32 | GND: Ground                                      | 8       | VCCAUX: Auxiliary supply voltage                   |   |   |



Table 83: Spartan-3A FG484 Pinout(Continued)

| Bank | Pin Name               | FG484 Ball | Type  |
|------|------------------------|------------|-------|
| 2    | VCCO_2                 | AA18       | VCCO  |
| 2    | VCCO_2                 | AA5        | VCCO  |
| 2    | VCCO_2                 | AA9        | VCCO  |
| 2    | VCCO_2                 | U14        | VCCO  |
| 2    | VCCO_2                 | U9         | VCCO  |
| 3    | IO_L01N_3              | D2         | I/O   |
| 3    | IO_L01P_3              | C1         | I/O   |
| 3    | IO_L02N_3              | C2         | I/O   |
| 3    | IO_L02P_3              | B1         | I/O   |
| 3    | IO_L03N_3              | E4         | I/O   |
| 3    | IO_L03P_3              | D3         | I/O   |
| 3    | IO_L05N_3              | G5         | I/O   |
| 3    | IO_L05P_3              | G6         | I/O   |
| 3    | IO_L06N_3              | E1         | I/O   |
| 3    | IO_L06P_3              | D1         | I/O   |
| 3    | IO_L07N_3              | E3         | I/O   |
| 3    | IO_L07P_3              | F4         | I/O   |
| 3    | IO_L08N_3              | G4         | I/O   |
| 3    | IO_L08P_3              | F3         | I/O   |
| 3    | IO_L09N_3              | H6         | I/O   |
| 3    | IO_L09P_3              | H5         | I/O   |
| 3    | IO_L10N_3              | J5         | I/O   |
| 3    | IO_L10P_3              | K6         | I/O   |
| 3    | IO_L12N_3              | F1         | I/O   |
| 3    | IO_L12P_3              | F2         | I/O   |
| 3    | IO_L13N_3              | G1         | I/O   |
| 3    | IO_L13P_3              | G3         | I/O   |
| 3    | IO_L14N_3              | H3         | I/O   |
| 3    | IO_L14P_3              | H4         | I/O   |
| 3    | IO_L16N_3              | H1         | I/O   |
| 3    | IO_L16P_3              | H2         | I/O   |
| 3    | IO_L17N_3/VREF_3       | J1         | VREF  |
| 3    | IO_L17P_3              | J3         | I/O   |
| 3    | IO_L18N_3              | K4         | I/O   |
| 3    | IO_L18P_3              | K5         | I/O   |
| 3    | IO_L20N_3              | K2         | I/O   |
| 3    | IO_L20P_3              | K3         | I/O   |
| 3    | IO_L21N_3/LHCLK1       | L3         | LHCLK |
| 3    | IO_L21P_3/LHCLK0       | L5         | LHCLK |
| 3    | IO_L22N_3/IRDY2/LHCLK3 | L1         | LHCLK |

Table 83: Spartan-3A FG484 Pinout(Continued)

| Bank | Pin Name               | FG484 Ball | Type  |
|------|------------------------|------------|-------|
| 3    | IO_L22P_3/LHCLK2       | K1         | LHCLK |
| 3    | IO_L24N_3/LHCLK5       | M2         | LHCLK |
| 3    | IO_L24P_3/LHCLK4       | M1         | LHCLK |
| 3    | IO_L25N_3/LHCLK7       | M4         | LHCLK |
| 3    | IO_L25P_3/TRDY2/LHCLK6 | M3         | LHCLK |
| 3    | IO_L26N_3              | N3         | I/O   |
| 3    | IO_L26P_3/VREF_3       | N1         | VREF  |
| 3    | IO_L28N_3              | P2         | I/O   |
| 3    | IO_L28P_3              | P1         | I/O   |
| 3    | IO_L29N_3              | P5         | I/O   |
| 3    | IO_L29P_3              | P3         | I/O   |
| 3    | IO_L30N_3              | N4         | I/O   |
| 3    | IO_L30P_3              | M5         | I/O   |
| 3    | IO_L32N_3              | R2         | I/O   |
| 3    | IO_L32P_3              | R1         | I/O   |
| 3    | IO_L33N_3              | R4         | I/O   |
| 3    | IO_L33P_3              | R3         | I/O   |
| 3    | IO_L34N_3              | T4         | I/O   |
| 3    | IO_L34P_3              | R5         | I/O   |
| 3    | IO_L36N_3              | T3         | I/O   |
| 3    | IO_L36P_3/VREF_3       | T1         | VREF  |
| 3    | IO_L37N_3              | U2         | I/O   |
| 3    | IO_L37P_3              | U1         | I/O   |
| 3    | IO_L38N_3              | V3         | I/O   |
| 3    | IO_L38P_3              | V1         | I/O   |
| 3    | IO_L40N_3              | U5         | I/O   |
| 3    | IO_L40P_3              | T5         | I/O   |
| 3    | IO_L41N_3              | U4         | I/O   |
| 3    | IO_L41P_3              | U3         | I/O   |
| 3    | IO_L42N_3              | W2         | I/O   |
| 3    | IO_L42P_3              | W1         | I/O   |
| 3    | IO_L43N_3              | W3         | I/O   |
| 3    | IO_L43P_3              | V4         | I/O   |
| 3    | IO_L44N_3              | Y2         | I/O   |
| 3    | IO_L44P_3              | Y1         | I/O   |
| 3    | IO_L45N_3              | AA2        | I/O   |
| 3    | IO_L45P_3              | AA1        | I/O   |
| 3    | IP_3/VREF_3            | J8         | VREF  |
| 3    | IP_3/VREF_3            | R6         | VREF  |
| 3    | IP_L04N_3/VREF_3       | H7         | VREF  |

FG484 Footprint

Left Half of FG484 Package (Top View)

195 I/O: Unrestricted, general-purpose user I/O

60-62 INPUT: Unrestricted, general-purpose input pin

51 DUAL: Configuration pins, then possible user I/O

33-34 VREF: User I/O or input voltage reference for bank

32 CLK: User I/O, input, or clock buffer input

2 SUSPEND: Dedicated SUSPEND and dual-purpose AWAKE Power Management pins

2 CONFIG: Dedicated configuration pins

4 JTAG: Dedicated JTAG port pins

53 GND: Ground

24 VCCO: Output voltage supply for bank

15 VCCINT: Internal core supply voltage (+1.2V)

10 VCCAUX: Auxiliary supply voltage

3 N.C.: Not connected (XC3S700A only)

|        |            | Bank 0                  |                   |                         |                   |                   |                     |                     |                     |                   |               |                   |
|--------|------------|-------------------------|-------------------|-------------------------|-------------------|-------------------|---------------------|---------------------|---------------------|-------------------|---------------|-------------------|
|        |            | 1                       | 2                 | 3                       | 4                 | 5                 | 6                   | 7                   | 8                   | 9                 | 10            | 11                |
| Bank 3 | A          | GND                     | I/O L36N_0 PUDC_B | I/O L33P_0              | I/O L31P_0        | I/O L28N_0        | I/O L26N_0          | I/O L26P_0          | I/O L22N_0          | I/O L22P_0        | I/O L21P_0    | I/O L18N_0 GCLK7  |
|        | B          | I/O L02P_3              | I/O L36P_0 VREF_0 | I/O L33N_0              | I/O L31N_0        | VCCO_0            | I/O L28P_0          | GND                 | I/O L25P_0          | I/O L24P_0        | VCCO_0        | I/O L19P_0 GCLK8  |
|        | C          | I/O L01P_3              | I/O L02N_3        | GND                     | PROG_B            | I/O L32P_0        | I/O L29P_0          | I/O L27N_0          | I/O L25N_0          | I/O L24N_0 VREF_0 | I/O L21N_0    | I/O L19N_0 GCLK9  |
|        | D          | I/O L06P_3              | I/O L01N_3        | I/O L03P_3              | TMS               | I/O L32N_0        | I/O L29N_0          | I/O L27P_0          | I/O L30N_0          | GND               | I/O L23P_0    | I/O L20P_0 GCLK10 |
|        | E          | I/O L06N_3              | VCCO_3            | I/O L07N_3              | I/O L03N_3        | VCCAUX            | I/O L35N_0          | I/O L34P_0          | INPUT               | I/O L30P_0        | I/O L23N_0    | I/O L20N_0 GCLK11 |
|        | F          | I/O L12N_3              | I/O L12P_3        | I/O L08P_3              | I/O L07P_3        | TDI               | GND                 | I/O L35P_0          | I/O L34N_0          | VCCO_0            | INPUT         | GND               |
|        | G          | I/O L13N_3              | GND               | I/O L13P_3              | I/O L08N_3        | I/O L05N_3        | I/O L05P_3          | INPUT               | INPUT VREF_0        | INPUT             | INPUT         | INPUT             |
|        | H          | I/O L16N_3              | I/O L16P_3        | I/O L14N_3              | I/O L14P_3        | I/O L09P_3        | I/O L09N_3          | INPUT L04N_3 VREF_3 | INPUT L04P_3        | INPUT VREF_0      | INPUT         | VCCAUX            |
|        | J          | I/O L17N_3 VREF_3       | VCCO_3            | I/O L17P_3              | GND               | I/O L10N_3        | VCCO_3              | INPUT L11P_3        | INPUT VREF_3        | GND               | VCCINT        | GND               |
|        | K          | I/O L22P_3 LHCLK2       | I/O L20N_3        | I/O L20P_3              | I/O L18N_3        | I/O L18P_3        | I/O L10P_3          | INPUT L15P_3        | INPUT L11N_3        | VCCINT            | GND           | VCCINT            |
|        | L          | I/O L22N_3 IRDY2 LHCLK3 | GND               | I/O L21N_3 LHCLK1       | VCCAUX            | I/O L21P_3 LHCLK0 | GND                 | INPUT L19P_3        | INPUT L15N_3 VREF_3 | GND               | VCCINT        | GND               |
|        | M          | I/O L24P_3 LHCLK4       | I/O L24N_3 LHCLK5 | I/O L25P_3 TRDY2 LHCLK6 | I/O L25N_3 LHCLK7 | I/O L30P_3        | INPUT L23N_3        | INPUT L23P_3        | INPUT L19N_3        | VCCINT            | GND           | VCCINT            |
|        | N          | I/O L26P_3 VREF_3       | VCCO_3            | I/O L26N_3              | I/O L30N_3        | INPUT L31N_3      | INPUT L31P_3        | INPUT L35P_3        | INPUT L27P_3        | INPUT L27N_3      | VCCINT        | GND               |
|        | P          | I/O L28P_3              | I/O L28N_3        | I/O L29P_3              | GND               | I/O L29N_3        | VCCO_3              | INPUT L39P_3        | INPUT L35N_3        | GND               | GND           | VCCAUX            |
|        | R          | I/O L32P_3              | I/O L32N_3        | I/O L33P_3              | I/O L33N_3        | I/O L34P_3        | INPUT VREF_3        | INPUT L46P_3        | INPUT L39N_3        | INPUT             | INPUT         | INPUT             |
|        | T          | I/O L36P_3 VREF_3       | GND               | I/O L36N_3              | I/O L34N_3        | I/O L40P_3        | INPUT L46N_3 VREF_3 | INPUT VREF_2        | INPUT VREF_2        | INPUT             | INPUT VREF_2  | INPUT VREF_2      |
|        | U          | I/O L37P_3              | I/O L37N_3        | I/O L41P_3              | I/O L41N_3        | I/O L40N_3        | GND                 | INPUT               | INPUT               | VCCO_2            | INPUT         | I/O L17P_2 GCLK12 |
|        | V          | I/O L38P_3              | VCCO_3            | I/O L38N_3              | I/O L43P_3        | VCCAUX            | I/O L01P_2 M1       | INPUT               | INPUT VREF_2        | I/O L09P_2 RDWR_B | I/O L13P_2    | I/O L17N_2 GCLK13 |
|        | W          | I/O L42P_3              | I/O L42N_3        | I/O L43N_3              | I/O L02P_2 M2     | I/O L01N_2 M0     | I/O L05P_2          | I/O L07P_2          | I/O L11P_2 VS1      | I/O L14P_2 VS2    | GND           | VCCAUX            |
| Y      | I/O L44P_3 | I/O L44N_3              | GND               | I/O L02N_2 CSO_B        | I/O L05N_2        | I/O L07N_2        | I/O L10P_2          | I/O L11N_2 VS0      | I/O L14P_2 D7       | I/O L13N_2        | I/O L16P_2 D5 |                   |
| A A    | I/O L45P_3 | I/O L45N_3              | I/O L03N_2        | I/O L04N_2              | VCCO_2            | I/O L08P_2        | GND                 | I/O L12P_2          | VCCO_2              | I/O L15P_2        | GND           |                   |
| A B    | GND        | I/O L03P_2              | I/O L04P_2        | I/O L06P_2              | I/O L06N_2        | I/O L08N_2        | I/O L10N_2          | I/O L12N_2          | I/O L14N_2 D6       | I/O L15N_2        | I/O L16N_2 D4 |                   |

Figure 25: FG484 Package Footprint (Top View)

DS529-4 01 101106

Table 87: Spartan-3A FG676 Pinout(Continued)

| Bank | Pin Name         | FG676 Ball | Type  |
|------|------------------|------------|-------|
| 0    | IO_L34N_0        | D10        | I/O   |
| 0    | IO_L34P_0        | C10        | I/O   |
| 0    | IO_L35N_0        | H12        | I/O   |
| 0    | IO_L35P_0        | G12        | I/O   |
| 0    | IO_L36N_0        | B9         | I/O   |
| 0    | IO_L36P_0        | A9         | I/O   |
| 0    | IO_L37N_0        | D9         | I/O   |
| 0    | IO_L37P_0        | E10        | I/O   |
| 0    | IO_L38N_0        | B8         | I/O   |
| 0    | IO_L38P_0        | A8         | I/O   |
| 0    | IO_L39N_0        | K12        | I/O   |
| 0    | IO_L39P_0        | J12        | I/O   |
| 0    | IO_L40N_0        | D8         | I/O   |
| 0    | IO_L40P_0        | C8         | I/O   |
| 0    | IO_L41N_0        | C6         | I/O   |
| 0    | IO_L41P_0        | B6         | I/O   |
| 0    | IO_L42N_0        | C7         | I/O   |
| 0    | IO_L42P_0        | B7         | I/O   |
| 0    | IO_L43N_0        | K11        | I/O   |
| 0    | IO_L43P_0        | J11        | I/O   |
| 0    | IO_L44N_0        | D6         | I/O   |
| 0    | IO_L44P_0        | C5         | I/O   |
| 0    | IO_L45N_0        | B4         | I/O   |
| 0    | IO_L45P_0        | A4         | I/O   |
| 0    | IO_L46N_0        | H10        | I/O   |
| 0    | IO_L46P_0        | G10        | I/O   |
| 0    | IO_L47N_0        | H9         | I/O   |
| 0    | IO_L47P_0        | G9         | I/O   |
| 0    | IO_L48N_0        | E7         | I/O   |
| 0    | IO_L48P_0        | F7         | I/O   |
| 0    | IO_L51N_0        | B3         | I/O   |
| 0    | IO_L51P_0        | A3         | I/O   |
| 0    | IO_L52N_0/PUDC_B | G8         | DUAL  |
| 0    | IO_L52P_0/VREF_0 | F8         | VREF  |
| 0    | IP_0             | A5         | INPUT |
| 0    | IP_0             | A7         | INPUT |
| 0    | IP_0             | A13        | INPUT |
| 0    | IP_0             | A17        | INPUT |
| 0    | IP_0             | A23        | INPUT |
| 0    | IP_0             | C4         | INPUT |

Table 87: Spartan-3A FG676 Pinout(Continued)

| Bank | Pin Name       | FG676 Ball | Type  |
|------|----------------|------------|-------|
| 0    | IP_0           | D12        | INPUT |
| 0    | IP_0           | D15        | INPUT |
| 0    | IP_0           | D19        | INPUT |
| 0    | IP_0           | E11        | INPUT |
| 0    | IP_0           | E18        | INPUT |
| 0    | IP_0           | E20        | INPUT |
| 0    | IP_0           | F10        | INPUT |
| 0    | IP_0           | G14        | INPUT |
| 0    | IP_0           | G16        | INPUT |
| 0    | IP_0           | H13        | INPUT |
| 0    | IP_0           | H18        | INPUT |
| 0    | IP_0           | J10        | INPUT |
| 0    | IP_0           | J13        | INPUT |
| 0    | IP_0           | J15        | INPUT |
| 0    | IP_0/VREF_0    | D7         | VREF  |
| 0    | IP_0/VREF_0    | D14        | VREF  |
| 0    | IP_0/VREF_0    | G11        | VREF  |
| 0    | IP_0/VREF_0    | J17        | VREF  |
| 0    | N.C. (◆)       | A24        | N.C.  |
| 0    | N.C. (◆)       | B24        | N.C.  |
| 0    | N.C. (◆)       | D5         | N.C.  |
| 0    | N.C. (◆)       | E9         | N.C.  |
| 0    | N.C. (◆)       | F18        | N.C.  |
| 0    | N.C. (◆)       | E6         | N.C.  |
| 0    | N.C. (◆)       | F9         | N.C.  |
| 0    | N.C. (◆)       | G18        | N.C.  |
| 0    | VCCO_0         | B5         | VCCO  |
| 0    | VCCO_0         | B11        | VCCO  |
| 0    | VCCO_0         | B16        | VCCO  |
| 0    | VCCO_0         | B22        | VCCO  |
| 0    | VCCO_0         | E8         | VCCO  |
| 0    | VCCO_0         | E13        | VCCO  |
| 0    | VCCO_0         | E19        | VCCO  |
| 0    | VCCO_0         | H11        | VCCO  |
| 0    | VCCO_0         | H16        | VCCO  |
| 1    | IO_L01N_1/LDC2 | Y21        | DUAL  |
| 1    | IO_L01P_1/HDC  | Y20        | DUAL  |
| 1    | IO_L02N_1/LDC0 | AD25       | DUAL  |
| 1    | IO_L02P_1/LDC1 | AE26       | DUAL  |
| 1    | IO_L03N_1/A1   | AC24       | DUAL  |

Table 87: Spartan-3A FG676 Pinout(Continued)

| Bank | Pin Name         | FG676 Ball | Type |
|------|------------------|------------|------|
| 1    | IO_L03P_1/A0     | AC23       | DUAL |
| 1    | IO_L04N_1        | W21        | I/O  |
| 1    | IO_L04P_1        | W20        | I/O  |
| 1    | IO_L05N_1        | AC25       | I/O  |
| 1    | IO_L05P_1        | AD26       | I/O  |
| 1    | IO_L06N_1        | AB26       | I/O  |
| 1    | IO_L06P_1        | AC26       | I/O  |
| 1    | IO_L07N_1/VREF_1 | AB24       | VREF |
| 1    | IO_L07P_1        | AB23       | I/O  |
| 1    | IO_L08N_1        | V19        | I/O  |
| 1    | IO_L08P_1        | V18        | I/O  |
| 1    | IO_L09N_1        | AA23       | I/O  |
| 1    | IO_L09P_1        | AA22       | I/O  |
| 1    | IO_L10N_1        | U20        | I/O  |
| 1    | IO_L10P_1        | V21        | I/O  |
| 1    | IO_L11N_1        | AA25       | I/O  |
| 1    | IO_L11P_1        | AA24       | I/O  |
| 1    | IO_L12N_1        | U18        | I/O  |
| 1    | IO_L12P_1        | U19        | I/O  |
| 1    | IO_L13N_1        | Y23        | I/O  |
| 1    | IO_L13P_1        | Y22        | I/O  |
| 1    | IO_L14N_1        | T20        | I/O  |
| 1    | IO_L14P_1        | U21        | I/O  |
| 1    | IO_L15N_1        | Y25        | I/O  |
| 1    | IO_L15P_1        | Y24        | I/O  |
| 1    | IO_L17N_1        | T17        | I/O  |
| 1    | IO_L17P_1        | T18        | I/O  |
| 1    | IO_L18N_1        | V22        | I/O  |
| 1    | IO_L18P_1        | W23        | I/O  |
| 1    | IO_L19N_1        | V25        | I/O  |
| 1    | IO_L19P_1        | V24        | I/O  |
| 1    | IO_L21N_1        | U22        | I/O  |
| 1    | IO_L21P_1        | V23        | I/O  |
| 1    | IO_L22N_1        | R20        | I/O  |
| 1    | IO_L22P_1        | R19        | I/O  |
| 1    | IO_L23N_1/VREF_1 | U24        | VREF |
| 1    | IO_L23P_1        | U23        | I/O  |
| 1    | IO_L25N_1/A3     | R22        | DUAL |
| 1    | IO_L25P_1/A2     | R21        | DUAL |
| 1    | IO_L26N_1/A5     | T24        | DUAL |

Table 87: Spartan-3A FG676 Pinout(Continued)

| Bank | Pin Name               | FG676 Ball | Type  |
|------|------------------------|------------|-------|
| 1    | IO_L26P_1/A4           | T23        | DUAL  |
| 1    | IO_L27N_1/A7           | R17        | DUAL  |
| 1    | IO_L27P_1/A6           | R18        | DUAL  |
| 1    | IO_L29N_1/A9           | R26        | DUAL  |
| 1    | IO_L29P_1/A8           | R25        | DUAL  |
| 1    | IO_L30N_1/RHCLK1       | P20        | RHCLK |
| 1    | IO_L30P_1/RHCLK0       | P21        | RHCLK |
| 1    | IO_L31N_1/TRDY1/RHCLK3 | P25        | RHCLK |
| 1    | IO_L31P_1/RHCLK2       | P26        | RHCLK |
| 1    | IO_L33N_1/RHCLK5       | N24        | RHCLK |
| 1    | IO_L33P_1/RHCLK4       | P23        | RHCLK |
| 1    | IO_L34N_1/RHCLK7       | N19        | RHCLK |
| 1    | IO_L34P_1/IRDY1/RHCLK6 | P18        | RHCLK |
| 1    | IO_L35N_1/A11          | M25        | DUAL  |
| 1    | IO_L35P_1/A10          | M26        | DUAL  |
| 1    | IO_L37N_1              | N21        | I/O   |
| 1    | IO_L37P_1              | P22        | I/O   |
| 1    | IO_L38N_1/A13          | M23        | DUAL  |
| 1    | IO_L38P_1/A12          | L24        | DUAL  |
| 1    | IO_L39N_1/A15          | N17        | DUAL  |
| 1    | IO_L39P_1/A14          | N18        | DUAL  |
| 1    | IO_L41N_1              | K26        | I/O   |
| 1    | IO_L41P_1              | K25        | I/O   |
| 1    | IO_L42N_1/A17          | M20        | DUAL  |
| 1    | IO_L42P_1/A16          | N20        | DUAL  |
| 1    | IO_L43N_1/A19          | J25        | DUAL  |
| 1    | IO_L43P_1/A18          | J26        | DUAL  |
| 1    | IO_L45N_1              | M22        | I/O   |
| 1    | IO_L45P_1              | M21        | I/O   |
| 1    | IO_L46N_1              | K22        | I/O   |
| 1    | IO_L46P_1              | K23        | I/O   |
| 1    | IO_L47N_1              | M18        | I/O   |
| 1    | IO_L47P_1              | M19        | I/O   |
| 1    | IO_L49N_1              | J22        | I/O   |
| 1    | IO_L49P_1              | J23        | I/O   |
| 1    | IO_L50N_1              | K21        | I/O   |
| 1    | IO_L50P_1              | L22        | I/O   |
| 1    | IO_L51N_1              | G24        | I/O   |
| 1    | IO_L51P_1              | G23        | I/O   |
| 1    | IO_L53N_1              | K20        | I/O   |

Table 87: Spartan-3A FG676 Pinout(Continued)

| Bank   | Pin Name | FG676 Ball | Type     |
|--------|----------|------------|----------|
| GND    | GND      | T16        | GND      |
| GND    | GND      | T21        | GND      |
| GND    | GND      | T26        | GND      |
| GND    | GND      | U10        | GND      |
| GND    | GND      | U13        | GND      |
| GND    | GND      | U17        | GND      |
| GND    | GND      | V3         | GND      |
| GND    | GND      | W8         | GND      |
| GND    | GND      | W14        | GND      |
| GND    | GND      | W19        | GND      |
| GND    | GND      | W24        | GND      |
| VCCAUX | SUSPEND  | V20        | PWR MGMT |
| VCCAUX | DONE     | AB21       | CONFIG   |
| VCCAUX | PROG_B   | A2         | CONFIG   |
| VCCAUX | TCK      | A25        | JTAG     |
| VCCAUX | TDI      | G7         | JTAG     |
| VCCAUX | TDO      | E23        | JTAG     |
| VCCAUX | TMS      | D4         | JTAG     |
| VCCAUX | VCCAUX   | AB5        | VCCAUX   |
| VCCAUX | VCCAUX   | AB11       | VCCAUX   |
| VCCAUX | VCCAUX   | AB22       | VCCAUX   |
| VCCAUX | VCCAUX   | E5         | VCCAUX   |
| VCCAUX | VCCAUX   | E16        | VCCAUX   |
| VCCAUX | VCCAUX   | E22        | VCCAUX   |
| VCCAUX | VCCAUX   | J18        | VCCAUX   |
| VCCAUX | VCCAUX   | K13        | VCCAUX   |
| VCCAUX | VCCAUX   | L5         | VCCAUX   |
| VCCAUX | VCCAUX   | N10        | VCCAUX   |
| VCCAUX | VCCAUX   | P17        | VCCAUX   |
| VCCAUX | VCCAUX   | T22        | VCCAUX   |
| VCCAUX | VCCAUX   | U14        | VCCAUX   |
| VCCAUX | VCCAUX   | V9         | VCCAUX   |
| VCCINT | VCCINT   | K15        | VCCINT   |
| VCCINT | VCCINT   | L12        | VCCINT   |
| VCCINT | VCCINT   | L14        | VCCINT   |
| VCCINT | VCCINT   | L16        | VCCINT   |
| VCCINT | VCCINT   | M11        | VCCINT   |
| VCCINT | VCCINT   | M13        | VCCINT   |
| VCCINT | VCCINT   | M15        | VCCINT   |

Table 87: Spartan-3A FG676 Pinout(Continued)

| Bank   | Pin Name | FG676 Ball | Type   |
|--------|----------|------------|--------|
| VCCINT | VCCINT   | M17        | VCCINT |
| VCCINT | VCCINT   | N12        | VCCINT |
| VCCINT | VCCINT   | N13        | VCCINT |
| VCCINT | VCCINT   | N14        | VCCINT |
| VCCINT | VCCINT   | N16        | VCCINT |
| VCCINT | VCCINT   | P11        | VCCINT |
| VCCINT | VCCINT   | P13        | VCCINT |
| VCCINT | VCCINT   | P14        | VCCINT |
| VCCINT | VCCINT   | P15        | VCCINT |
| VCCINT | VCCINT   | R12        | VCCINT |
| VCCINT | VCCINT   | R14        | VCCINT |
| VCCINT | VCCINT   | R16        | VCCINT |
| VCCINT | VCCINT   | T11        | VCCINT |
| VCCINT | VCCINT   | T13        | VCCINT |
| VCCINT | VCCINT   | T15        | VCCINT |
| VCCINT | VCCINT   | U12        | VCCINT |