



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	896
Number of Logic Elements/Cells	8064
Total RAM Bits	368640
Number of I/O	311
Number of Gates	400000
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	400-BGA
Supplier Device Package	400-FBGA (21x21)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc3s400a-4fg400c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Production Status**

Table 3 indicates the production status of each Spartan-3A FPGA by temperature range and speed grade. The table also lists the earliest speed file version required for creating

a production configuration bitstream. Later versions are also supported.

Table	3:	Spartan-3A	<b>FPGA</b>	Production	Status	(Production	Speed	File)
-------	----	------------	-------------	------------	--------	-------------	-------	-------

Temperature Range Speed Grade		Comme	ercial (C)	Industrial
		Standard (-4) High-Performance (-5)		Standard (-4)
XC3S50A		Production (v1.35)	Production (v1.35)	Production (v1.35)
Number	XC3S200A	Production (v1.35)	Production (v1.35)	Production (v1.35)
	XC3S400A	Production (v1.36)	Production (v1.36)	Production (v1.36)
Par	XC3S700A	Production (v1.34)	Production (v1.35)	Production (v1.34)
	XC3S1400A	Production (v1.34)	Production (v1.35)	Production (v1.34)

# **Package Marking**

Figure 2 provides a top marking example for Spartan-3A FPGAs in the quad-flat packages. Figure 3 shows the top marking for Spartan-3A FPGAs in BGA packages. The markings for the BGA packages are nearly identical to those for the quad-flat packages, except that the marking is rotated with respect to the ball A1 indicator.

The "5C" and "4I" Speed Grade/Temperature Range part combinations may be dual marked as "5C/4I". Devices with a single mark are only guaranteed for the marked speed grade and temperature range.











## External Termination Requirements for Differential I/O

## LVDS, RSDS, MINI\_LVDS, and PPDS I/O Standards



*Figure 6:* External Input Termination for LVDS, RSDS, MINI\_LVDS, and PPDS I/O Standards

### BLVDS\_25 I/O Standard



Figure 7: External Output and Input Termination Resistors for BLVDS\_25 I/O Standard

## TMDS\_33 I/O Standard



Figure 8: External Input Resistors Required for TMDS\_33 I/O Standard

## **Device DNA Read Endurance**

## Table 15: Device DNA Identifier Memory Characteristics

Symbol	Description	Minimum	Units
DNA_CYCLES	Number of READ operations or JTAG ISC_DNA read operations. Unaffected by HOLD or SHIFT operations.	30,000,000	Read cycles

## **Input Propagation Times**

Table 22: Propagation Times for the IOB Input Path

		Spee		Speed	Grade		
					-5	-4	
Symbol	Description	Conditions	DELAY_VALUE	Device	Max	Max	Units
Propagation	Times						
T <sub>IOPI</sub>	The time it takes for data to travel	LVCMOS25 <sup>(2)</sup>	IBUF_DELAY_VALUE=0	XC3S50A	1.04	1.12	ns
	no input delay programmed			XC3S200A	0.87	0.87	ns
				XC3S400A	0.65	0.72	ns
				XC3S700A	0.92	0.92	ns
				XC3S1400A	0.96	1.21	ns
T <sub>IOPID</sub>	The time it takes for data to travel	LVCMOS25 <sup>(2)</sup>	1	XC3S50A	1.79	2.07	ns
	the input delay programmed		2		2.13	2.46	ns
			3		2.36	2.71	ns
			4		2.88	3.21	ns
			5		3.11	3.46	ns
			6		3.45	3.84	ns
			7		3.75	4.19	ns
			8		4.00	4.47	ns
			9	_	3.61	4.11	ns
			10		3.95	4.50	ns
			11	-	4.18	4.67	ns
			12		4.75	5.20	ns
			13		4.98	5.44	ns
			14		5.31	5.95	ns
			15		5.62	6.28	ns
			16	XC3S200A	5.86	6.57	ns
			1		1.57	1.65	ns
			2		1.87	1.97	ns
			3	-	2.16	2.33	ns
			4		2.68	2.96	ns
			5		2.87	3.19	ns
			6		3.20	3.60	ns
			7		3.57	4.02	ns
			8	-	3.79	4.26	ns
			9		3.42	3.86	ns
			10		3.79	4.25	ns
			11		4.02	4.55	ns
			12	]	4.62	5.24	ns
			13	]	4.86	5.53	ns
			14		5.18	5.94	ns



### **DC and Switching Characteristics**

## **Input Timing Adjustments**

Table 23: Input Timing Adjustments by IOSTANDARD

Convert Input Time from	Add Adjustme		
LVCMOS25 to the Following Signal Standard	Speed	-	
(IOSTANDARD)	-5	-4	Units
Single-Ended Standards			
LVTTL	0.62	0.62	ns
LVCMOS33	0.54	0.54	ns
LVCMOS25	0	0	ns
LVCMOS18	0.83	0.83	ns
LVCMOS15	0.60	0.60	ns
LVCMOS12	0.31	0.31	ns
PCI33_3	0.41	0.41	ns
PCI66_3	0.41	0.41	ns
HSTL_I	0.72	0.72	ns
HSTL_III	0.77	0.77	ns
HSTL_I_18	0.69	0.69	ns
HSTL_II_18	0.69	0.69	ns
HSTL_III_18	0.79	0.79	ns
SSTL18_I	0.71	0.71	ns
SSTL18_II	0.71	0.71	ns
SSTL2_I	0.68	0.68	ns
SSTL2_II	0.68	0.68	ns
SSTL3_I	0.78	0.78	ns
SSTL3_II	0.78	0.78	ns

Table 23: Input Timing Adjustments by IOSTANDARD(Continued)

Convert Input Time from	Add Adjustme		
LVCMOS25 to the Following Signal Standard	Speed		
(IOSTANDARD)	-5	-4	Units
Differential Standards			
LVDS_25	0.76	0.76	ns
LVDS_33	0.79	0.79	ns
BLVDS_25	0.79	0.79	ns
MINI_LVDS_25	0.78	0.78	ns
MINI_LVDS_33	0.79	0.79	ns
LVPECL_25	0.78	0.78	ns
LVPECL_33	0.79	0.79	ns
RSDS_25	0.79	0.79	ns
RSDS_33	0.77	0.77	ns
TMDS_33	0.79	0.79	ns
PPDS_25	0.79	0.79	ns
PPDS_33	0.79	0.79	ns
DIFF_HSTL_I_18	0.74	0.74	ns
DIFF_HSTL_II_18	0.72	0.72	ns
DIFF_HSTL_III_18	1.05	1.05	ns
DIFF_HSTL_I	0.72	0.72	ns
DIFF_HSTL_III	1.05	1.05	ns
DIFF_SSTL18_I	0.71	0.71	ns
DIFF_SSTL18_II	0.71	0.71	ns
DIFF_SSTL2_I	0.74	0.74	ns
DIFF_SSTL2_II	0.75	0.75	ns
DIFF_SSTL3_I	1.06	1.06	ns
DIFF_SSTL3_II	1.06	1.06	ns

#### Notes:

 These adjustments are used to convert input path times originally specified for the LVCMOS25 standard to times that correspond to other signal standards.

<sup>1.</sup> The numbers in this table are tested using the methodology presented in Table 27 and are based on the operating conditions set forth in Table 8, Table 11, and Table 13.

# **Timing Measurement Methodology**

When measuring timing parameters at the programmable I/Os, different signal standards call for different test conditions. Table 27 lists the conditions to use for each standard.

The method for measuring Input timing is as follows: A signal that swings between a Low logic level of V<sub>L</sub> and a High logic level of V<sub>H</sub> is applied to the Input under test. Some standards also require the application of a bias voltage to the V<sub>REF</sub> pins of a given bank to properly set the input-switching threshold. The measurement point of the Input signal (V<sub>M</sub>) is commonly located halfway between V<sub>L</sub> and V<sub>H</sub>.

The Output test setup is shown in Figure 9. A termination voltage V<sub>T</sub> is applied to the termination resistor R<sub>T</sub>, the other end of which is connected to the Output. For each standard, R<sub>T</sub> and V<sub>T</sub> generally take on the standard values recommended for minimizing signal reflections. If the standard does not ordinarily use terminations (for example,

Table 27: Test Methods for Timing Measurement at I/Os

LVCMOS, LVTTL), then  $R_T$  is set to  $1M\Omega$  to indicate an open connection, and  $V_T$  is set to zero. The same measurement point (V<sub>M</sub>) that was used at the Input is also used at the Output.



1. The names shown in parentheses are used in the IBIS file.

Figure 9: Output Test Setup

Signal Standard (IOSTANDARD)		Inputs			Out	Inputs and Outputs	
		V <sub>REF</sub> (V)	V <sub>L</sub> (V)	V <sub>H</sub> (V)	<b>R<sub>T</sub> (</b> Ω <b>)</b>	V <sub>T</sub> (V)	V <sub>M</sub> (V)
Single-Endeo	ł						
LVTTL		-	0	3.3	1M	0	1.4
LVCMOS33		-	0	3.3	1M	0	1.65
LVCMOS25		-	0	2.5	1M	0	1.25
LVCMOS18		-	0	1.8	1M	0	0.9
LVCMOS15		-	0	1.5	1M	0	0.75
LVCMOS12		-	0	1.2	1M	0	0.6
PCI33_3	Rising	-	Note 3	Note 3	25	0	0.94
	Falling				25	3.3	2.03
PCI66_3	Rising	-	Note 3	Note 3	25	0	0.94
	Falling				25	3.3	2.03
HSTL_I		0.75	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	0.75	V <sub>REF</sub>
HSTL_III		0.9	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	1.5	V <sub>REF</sub>
HSTL_I_18		0.9	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	0.9	V <sub>REF</sub>
HSTL_II_18		0.9	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	25	0.9	V <sub>REF</sub>
HSTL_III_18		1.1	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	1.8	V <sub>REF</sub>
SSTL18_I		0.9	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	0.9	V <sub>REF</sub>
SSTL18_II		0.9	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	25	0.9	V <sub>REF</sub>
SSTL2_I		1.25	V <sub>REF</sub> – 0.75	V <sub>REF</sub> + 0.75	50	1.25	V <sub>REF</sub>
SSTL2_II		1.25	V <sub>REF</sub> – 0.75	V <sub>REF</sub> + 0.75	25	1.25	V <sub>REF</sub>
SSTL3_I		1.5	V <sub>REF</sub> – 0.75	V <sub>REF</sub> + 0.75	50	1.5	V <sub>REF</sub>
SSTL3_II		1.5	V <sub>REF</sub> – 0.75	V <sub>REF</sub> + 0.75	25	1.5	V <sub>REF</sub>

# **Block RAM Timing**

Table 35: Block RAM Timing

		Speed Grade				
		-	5	-4		
Symbol	Description	Min	Max	Min	Max	Units
Clock-to-Out	tput Times					
Т <sub>RCKO</sub>	When reading from block RAM, the delay from the active transition at the CLK input to data appearing at the DOUT output	-	2.06	_	2.49	ns
Setup Times						
T <sub>RCCK_ADDR</sub>	Setup time for the ADDR inputs before the active transition at the CLK input of the block RAM	0.32	-	0.36	-	ns
T <sub>RDCK_DIB</sub>	Setup time for data at the DIN inputs before the active transition at the CLK input of the block RAM	0.28	-	0.31	-	ns
T <sub>RCCK_ENB</sub>	Setup time for the EN input before the active transition at the CLK input of the block RAM	0.69	-	0.77	-	ns
T <sub>RCCK_WEB</sub>	Setup time for the WE input before the active transition at the CLK input of the block RAM	1.12	-	1.26	-	ns
Hold Times						
T <sub>RCKC_ADDR</sub>	Hold time on the ADDR inputs after the active transition at the CLK input	0	-	0	-	ns
T <sub>RCKD_DIB</sub>	Hold time on the DIN inputs after the active transition at the CLK input	0	-	0	-	ns
T <sub>RCKC_ENB</sub>	Hold time on the EN input after the active transition at the CLK input	0	-	0	-	ns
T <sub>RCKC_WEB</sub>	Hold time on the WE input after the active transition at the CLK input	0	-	0	-	ns
Clock Timing	9					
T <sub>BPWH</sub>	High pulse width of the CLK signal	1.56	-	1.79	-	ns
T <sub>BPWL</sub>	Low pulse width of the CLK signal	1.56	-	1.79	-	ns
Clock Frequ	ency					
F <sub>BRAM</sub>	Block RAM clock frequency	0	320	0	280	MHz

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 8.

## **Miscellaneous DCM Timing**

### Table 42: Miscellaneous DCM Timing

Symbol	Description	Min	Мах	Units
DCM_RST_PW_MIN	Minimum duration of a RST pulse width	3	-	CLKIN cycles
DCM_RST_PW_MAX <sup>(2)</sup> Maximum duration of a RST pulse width		N/A	N/A	seconds
		N/A	N/A	seconds
DCM_CONFIG_LAG_TIME <sup>(3)</sup>	Maximum duration from $V_{CCINT}$ applied to FPGA configuration	N/A	N/A	minutes
	applied to DCM DLL	N/A	N/A	minutes

#### Notes:

1. This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFX180) are unaffected.

- 2. This specification is equivalent to the Virtex®-4 DCM\_RESET specification. This specification does not apply for Spartan-3A FPGAs.
- 3. This specification is equivalent to the Virtex-4 TCONFIG specification. This specification does not apply for Spartan-3A FPGAs.

# DNA Port Timing

### Table 43: DNA\_PORT Interface Timing

Symbol	Description	Min	Max	Units
T <sub>DNASSU</sub>	Setup time on SHIFT before the rising edge of CLK	1.0	-	ns
T <sub>DNASH</sub>	Hold time on SHIFT after the rising edge of CLK	0.5	-	ns
T <sub>DNADSU</sub>	Setup time on DIN before the rising edge of CLK	1.0	-	ns
T <sub>DNADH</sub>	Hold time on DIN after the rising edge of CLK	0.5	-	ns
T <sub>DNARSU</sub>	Setup time on READ before the rising edge of CLK	5.0	10,000	ns
T <sub>DNARH</sub>	Hold time on READ after the rising edge of CLK	0	-	ns
T <sub>DNADCKO</sub>	Clock-to-output delay on DOUT after rising edge of CLK	0.5	1.5	ns
T <sub>DNACLKF</sub>	CLK frequency	0	100	MHz
T <sub>DNACLKH</sub>	CLK High time	1.0	×	ns
T <sub>DNACLKL</sub>	CLK Low time	1.0	×	ns

#### Notes:

- 1. The minimum READ pulse width is 5 ns, the maximum READ pulse width is 10 µs.
- 2. The numbers in this table are based on the operating conditions set forth in Table 8.

# **Suspend Mode Timing**





## Table 44: Suspend Mode Timing Parameters

Symbol	Description	Min	Тур	Max	Units
Entering Suspend M					
T <sub>SUSPENDHIGH_AWAKE</sub>	Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter ( <i>suspend_filter:No</i> )	-	7	-	ns
T <sub>SUSPENDFILTER</sub>	Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled ( <i>suspend_filter:Yes</i> )	+160	+300	+600	ns
T <sub>SUSPEND_GTS</sub>	Rising edge of SUSPEND pin until FPGA output pins drive their defined SUSPEND constraint behavior	-	10	-	ns
T <sub>SUSPEND_GWE</sub>	Rising edge of SUSPEND pin to write-protect lock on all writable clocked elements	-	<5	-	ns
T <sub>SUSPEND_DISABLE</sub>	Rising edge of the SUSPEND pin to FPGA input pins and interconnect disabled	-	340	-	ns
Exiting Suspend Mod	e				
T <sub>SUSPENDLOW_AWAKE</sub>	Falling edge of the SUSPEND pin to rising edge of the AWAKE pin. Does not include DCM lock time.	-	4 to 108	-	μs
T <sub>SUSPEND_ENABLE</sub>	Falling edge of the SUSPEND pin to FPGA input pins and interconnect re-enabled	-	3.7 to 109	-	μs
T <sub>AWAKE_GWE1</sub>	Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <i>sw_clk:InternalClock</i> and <i>sw_gwe_cycle:1</i> .	-	67	-	ns
T <sub>AWAKE_GWE512</sub>	Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <i>sw_clk:InternalClock</i> and <i>sw_gwe_cycle:512</i> .	-	14	-	μs
T <sub>AWAKE_GTS1</sub>	Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <i>sw_clk:InternalClock</i> and <i>sw_gts_cycle:1</i> .	-	57	-	ns
T <sub>AWAKE_GTS512</sub>	Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <i>sw_clk:InternalClock</i> and <i>sw_gts_cycle:512</i> .	-	14	-	μs

#### Notes:

1. These parameters based on characterization.

2. For information on using the Spartan-3A Suspend feature, see <u>XAPP480</u>: Using Suspend Mode in Spartan-3 Generation FPGAs.

# Master Serial and Slave Serial Mode Timing



DS312-3\_05\_103105

Figure 12: Waveforms for Master Serial and Slave Serial Configuration

Table 5	50:	Timing	for the	e Master	Serial	and Slave	Serial	Configu	uration	Modes
---------	-----	--------	---------	----------	--------	-----------	--------	---------	---------	-------

			Slave/	All Spee	d Grades	
Symbol	Descri	ption	Master	Min	Max	Units
Clock-to-Ou	utput Times					
T <sub>CCO</sub>	The time from the falling transition on the DOUT pin	ne CCLK pin to data appearing at the	Both	1.5	10	ns
Setup Time	S					
T <sub>DCC</sub>	The time from the setup of data at the CCLK pin	Both	7	-	ns	
Hold Times						
T <sub>CCD</sub>	The time from the rising transition at the CCLK pin to the point when data is		Master	0		ns
	last held at the DIN pin		Slave	1.0	_	
<b>Clock Timir</b>	ng					
Т <sub>ССН</sub>	High pulse width at the CCLK input pi	n	Master	MasterSee Table 48SlaveSee Table 49		
			Slave			
T <sub>CCL</sub>	Low pulse width at the CCLK input pir	1	Master	Se	ee Table 48	
			Slave	Se	ee Table 49	
F <sub>CCSER</sub>	Frequency of the clock signal at the	No bitstream compression	Slave	0	100	MHz
		With bitstream compression		0	100	MHz

#### Notes:

- 1. The numbers in this table are based on the operating conditions set forth in Table 8.
- 2. For serial configuration with a daisy-chain of multiple FPGAs, the maximum limit is 25 MHz.

## Table 59: Maximum User I/O by Package

		Maximum	Maximum	Maximum		All	Possible	I/Os by T	уре	
Device	Package	and Input-Only	, Input- Only	Differential Pairs	I/O	INPUT	DUAL	VREF	CLK	N.C.
XC3S50A	VO100	68	6	60	17	2	20	6	23	0
XC3S200A	VQ100	68	6	60	17	2	20	6	23	0
XC3S50A	TQ144	108	7	50	42	2	26	8	30	0
XC3S50A		144	32	64	53	20	26	15	30	51
XC3S200A		195	35	90	69	21	52	21	32	0
XC3S400A	FT256	195	35	90	69	21	52	21	32	0
XC3S700A		161	13	60	59	2	52	18	30	0
XC3S1400A		161	13	60	59	2	52	18	30	0
XC3S200A	EG220	248	56	112	101	40	52	23	32	3
XC3S400A	FG320	251	59	112	101	42	52	24	32	0
XC3S400A	EC 400	311	63	142	155	46	52	26	32	0
XC3S700A	FG400	311	63	142	155	46	52	26	32	0
XC3S700A	EC 494	372	84	165	194	61	52	33	32	3
XC3S1400A	Г0404	375	87	165	195	62	52	34	32	0
XC3S1400A	FG676	502	94	227	313	67	52	38	32	17

### Notes:

1. Some VREFs are on INPUT pins. See pinout tables for details.

Electronic versions of the package pinout tables and footprints are available for download from the Xilinx website. Using a spreadsheet program, the data can be sorted and reformatted according to any specific needs. Similarly, the ASCII-text file is easily parsed by most scripting programs.

http://www.xilinx.com/support/documentation/data\_sheets/ s3a\_pin.zip

# FT256: 256-ball Fine-pitch, Thin Ball Grid Array

The 256-ball fine-pitch, thin ball grid array package, FT256, supports all five Spartan-3A FPGAs. The XC3S200A and XC3S400A have identical footprints, and the XC3S700A and XC3S1400A have identical footprints. The XC3S50A is compatible with the XC3S200A/XC3S400A but has 51 unconnected balls. The XC3S200A/XC3S400A is similar to the XC3S700A/XC3S1400A, but the XC3S700A/XC3S1400A adds more power and ground pins and therefore is not compatible.

Table 68 lists all the package pins for the XC3S50A, XC3S200A, and XC3S400A. They are sorted by bank number and then by pin name of the largest device. Pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type, as defined earlier.

The highlighted rows indicate pinout differences between the XC3S50A, the XC3S200A, and the XC3S400A FPGAs. The XC3S50A has 51 unconnected balls, indicated as N.C. (No Connection) in Table 68 and Figure 20 and with the black diamond character ( $\blacklozenge$ ) in Table 68. Figure 21 provides the common footprint for the XC3S200A and XC3S400A.

Table 68 also indicates that some differential I/O pairs have different assignments between the XC3S50A and the XC3S200A/XC3S400A, highlighted in light blue. See "Footprint Migration Differences," page 99 for additional information.

All other balls have nearly identical functionality on all three devices. Table 73 summarizes the XC3S50A FPGA footprint migration differences for the FT256 package.

The XC3S50A does not support the address output pins for the Byte-wide Peripheral Interface (BPI) configuration mode.

Table 69 lists all the package pins for the XC3S700A and XC3S1400A. They are sorted by bank number and then by pin name. Pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type, as defined earlier. Figure 22 provides the common footprint for the XC3S200A and XC3S400A.

An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at

www.xilinx.com/support/documentation/data\_sheets/ s3a\_pin.zip.

## Pinout Table

Table 68: Spartan-3A FT256 Pinout (XC3S50A, XC3S200A, XC3S400)

Bank	XC3S50A	XC3S200A XC3S400A	FT256 Ball	Туре
0	IO_L01N_0	IO_L01N_0	C13	I/O
0	IO_L01P_0	IO_L01P_0	D13	I/O
0	IO_L02N_0	IO_L02N_0	B14	I/O
0	IO_L02P_0/ VREF_0	IO_L02P_0/ VREF_0	B15	VREF
0	IO_L03N_0	IO_L03N_0	D11	I/O
0	IO_L03P_0	IO_L03P_0	C12	I/O
0	IO_L04N_0	IO_L04N_0	A13	I/O
0	IO_L04P_0	IO_L04P_0	A14	I/O
0	N.C. (�)	IO_L05N_0	A12	I/O
0	IP_0	IO_L05P_0	B12	I/O
0	N.C. (♦)	IO_L06N_0/ VREF_0	E10	VREF
0	N.C. (�)	IO_L06P_0	D10	I/O
0	IO_L07N_0	IO_L07N_0	A11	I/O
0	IO_L07P_0	IO_L07P_0	C11	I/O
0	IO_L08N_0	IO_L08N_0	A10	I/O
0	IO_L08P_0	IO_L08P_0	B10	I/O
0	IO_L09N_0/ GCLK5	IO_L09N_0/ GCLK5	D9	GCLK
0	IO_L09P_0/ GCLK4	IO_L09P_0/ GCLK4	C10	GCLK
0	IO_L10N_0/ GCLK7	IO_L10N_0/ GCLK7	A9	GCLK
0	IO_L10P_0/ GCLK6	IO_L10P_0/ GCLK6	C9	GCLK
0	IO_L11N_0/ GCLK9	IO_L11N_0/ GCLK9	D8	GCLK
0	IO_L11P_0/ GCLK8	IO_L11P_0/ GCLK8	C8	GCLK
0	IO_L12N_0/ GCLK11	IO_L12N_0/ GCLK11	B8	GCLK
0	IO_L12P_0/ GCLK10	IO_L12P_0/ GCLK10	A8	GCLK
0	N.C. (�)	IO_L13N_0	C7	I/O
0	N.C. (�)	IO_L13P_0	A7	I/O
0	N.C. (♦)	IO_L14N_0/ VREF_0	E7	VREF
0	N.C. (�)	IO_L14P_0	F8	I/O
0	IO_L15N_0	IO_L15N_0	B6	I/O
0	IO_L15P_0	IO_L15P_0	A6	I/O
0	IO_L16N_0	IO_L16N_0	C6	I/O
0	IO_L16P_0	IO_L16P_0	D7	I/O
0	IO_L17N_0	IO_L17N_0	C5	I/O

## Table 69: Spartan-3A FT256 Pinout (XC3S700A,

Bank	XC3S700A XC3S1400A	FT256 Ball	Туре
1	IO_L20P_1/A18	E14	DUAL
1	IO_L22N_1/A21	D15	DUAL
1	IO_L22P_1/A20	D16	DUAL
1	IO_L23N_1/A23	D14	DUAL
1	IO_L23P_1/A22	E13	DUAL
1	IO_L24N_1/A25	C15	DUAL
1	IO_L24P_1/A24	C16	DUAL
1	IP_1/VREF_1	H12	VREF
1	IP_1/VREF_1	J14	VREF
1	IP_1/VREF_1	M13	VREF
1	IP_1/VREF_1	M14	VREF
1	VCCO_1	E15	VCCO
1	VCCO_1	J15	VCCO
1	VCCO_1	N15	VCCO
2	IO_L01N_2/M0	P4	DUAL
2	IO_L01P_2/M1	N4	DUAL
2	IO_L02N_2/CSO_B	T2	DUAL
2	IO_L02P_2/M2	R2	DUAL
2	IO_L03N_2/VS2	Т3	DUAL
2	IO_L03P_2/RDWR_B	R3	DUAL
2	IO_L04N_2/VS0	P5	DUAL
2	IO_L04P_2/VS1	N6	DUAL
2	IO_L05N_2	R5	I/O
2	IO_L05P_2	T4	I/O
2	IO_L06N_2/D6	Т6	DUAL
2	IO_L06P_2/D7	T5	DUAL
2	IO_L08N_2/D4	N8	DUAL
2	IO_L08P_2/D5	P7	DUAL
2	IO_L09N_2/GCLK13	T7	GCLK
2	IO_L09P_2/GCLK12	R7	GCLK
2	IO_L10N_2/GCLK15	Т8	GCLK
2	IO_L10P_2/GCLK14	P8	GCLK
2	IO_L11N_2/GCLK1	P9	GCLK
2	IO_L11P_2/GCLK0	N9	GCLK
2	IO_L12N_2/GCLK3	Т9	GCLK
2	IO_L12P_2/GCLK2	R9	GCLK
2	IO_L14N_2/MOSI/CSI_B	P10	DUAL
2	IO_L14P_2	T10	I/O
2	IO_L15N_2/DOUT	R11	DUAL
2	IO_L15P_2/AWAKE	T11	PWRMGT

## Table 69: Spartan-3A FT256 Pinout (XC3S700A,

Bank	XC3S700A XC3S1400A	FT256 Ball	Туре
2	IO_L16N_2	N11	I/O
2	IO_L16P_2	P11	I/O
2	IO_L17N_2/D3	P12	DUAL
2	IO_L17P_2/INIT_B	T12	DUAL
2	IO_L18N_2/D1	R13	DUAL
2	IO_L18P_2/D2	T13	DUAL
2	IO_L19N_2	P13	I/O
2	IO_L19P_2	N12	I/O
2	IO_L20N_2/CCLK	R14	DUAL
2	IO_L20P_2/D0/DIN/MISO	T14	DUAL
2	IP_2/VREF_2	M11	VREF
2	IP_2/VREF_2	M7	VREF
2	IP_2/VREF_2	M9	VREF
2	IP_2/VREF_2	N5	VREF
2	IP_2/VREF_2	P6	VREF
2	VCCO_2	R12	VCCO
2	VCCO_2	R4	VCCO
2	VCCO_2	R8	VCCO
3	IO_L01N_3	C1	I/O
3	IO_L01P_3	C2	I/O
3	IO_L02N_3	D3	I/O
3	IO_L02P_3	D4	I/O
3	IO_L03N_3	E1	I/O
3	IO_L03P_3	D1	I/O
3	IO_L04N_3	F4	I/O
3	IO_L04P_3	E4	I/O
3	IO_L05N_3	E2	I/O
3	IO_L05P_3	E3	I/O
3	IO_L07N_3	G3	I/O
3	IO_L07P_3	F3	I/O
3	IO_L08N_3/VREF_3	G1	VREF
3	IO_L08P_3	F1	I/O
3	IO_L11N_3/LHCLK1	H1	LHCLK
3	IO_L11P_3/LHCLK0	G2	LHCLK
3	IO_L12N_3/IRDY2/LHCLK3	JЗ	LHCLK
3	IO_L12P_3/LHCLK2	H3	LHCLK
3	IO_L14N_3/LHCLK5	J1	LHCLK
3	IO_L14P_3/LHCLK4	J2	LHCLK
3	IO_L15N_3/LHCLK7	K1	LHCLK
3	IO_L15P_3/TRDY2/LHCLK6	K3	LHCLK

# User I/Os by Bank

Table 78 and Table 79 indicate how the available user-I/O pins are distributed between the four I/O banks on the FG320 package. The AWAKE pin is counted as a dual-purpose I/O.

## Table 78: User I/Os Per Bank for XC3S200A in the FG320 Package

Package Edge	I/O Bank	Maximum I/O	All Possible I/O Pins by Type					
			I/O	INPUT	DUAL	VREF	CLK	
Тор	0	60	35	11	1	5	8	
Right	1	64	9	10	30	7	8	
Bottom	2	60	19	6	21	6	8	
Left	3	64	38	13	0	5	8	
TOTAL		248	101	40	52	23	32	

## Table 79: User I/Os Per Bank for XC3S400A in the FG320 Package

Package Edge	I/O Bank	nk Maximum I/O	All Possible I/O Pins by Type				
			I/O	INPUT	DUAL	VREF	CLK
Тор	0	61	35	12	1	5	8
Right	1	64	9	10	30	7	8
Bottom	2	62	19	7	21	7	8
Left	3	64	38	13	0	5	8
TOTAL		251	101	42	52	24	32

# **Footprint Migration Differences**

Table 80 summarizes any footprint and functionality differences between the XC3S200A and the XC3S400A FPGAs that might affect easy migration between devices available in the FG320 package. There are three such balls. All other pins not listed in Table 80 unconditionally migrate between Spartan-3A devices available in the FG320 package.

The arrows indicate the direction for easy migration.

Table	80:	FG320	Footprint	Migration	Differences
-------	-----	-------	-----------	-----------	-------------

Pin	Bank	XC3S200A	Migration	XC3S400A
E13	0	N.C.	$\rightarrow$	INPUT
N7	2	N.C.	$\rightarrow$	INPUT
P14	2	N.C.	$\rightarrow$	INPUT/VREF
Γ	DIFFERE	NCES	3	

Legend:

→

This pin can unconditionally migrate from the device on the left to the device on the right. Migration in the other direction is possible depending on how the pin is configured for the device on the right.

# FG400: 400-ball Fine-pitch Ball Grid Array

The 400-ball fine-pitch ball grid array, FG400, supports two different Spartan-3A FPGAs, the XC3S400A and the XC3S700A. Both devices share a common footprint for this package as shown in Table 81 and Figure 24.

Table 81 lists all the FG400 package pins. They are sorted by bank number and then by pin name. Pairs of pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type, as defined earlier.

An electronic version of this package pinout table and footpri websit

## Pino

Table

Bank	Pin Name	FG400 Ball	Туре
0	IO_L01N_0	A18	I/O
0	IO_L01P_0	B18	I/O
0	IO_L02N_0	C17	I/O
0	IO_L02P_0/VREF_0	D17	VREF
0	IO_L03N_0	E15	I/O
0	IO_L03P_0	D16	I/O
0	IO_L04N_0	A17	I/O
0	IO_L04P_0/VREF_0	B17	VREF
0	IO_L05N_0	A16	I/O
0	IO_L05P_0	C16	I/O
0	IO_L06N_0	C15	I/O
0	IO_L06P_0	D15	I/O
0	IO_L07N_0	A14	I/O
0	IO_L07P_0	C14	I/O
0	IO_L08N_0	A15	I/O
0	IO_L08P_0	B15	I/O
0	IO_L09N_0	F13	I/O
0	IO_L09P_0	E13	I/O
0	IO_L10N_0/VREF_0	C13	VREF
0	IO_L10P_0	D14	I/O
0	IO_L11N_0	C12	I/O
0	IO_L11P_0	B13	I/O
0	IO_L12N_0	F12	I/O
0	IO_L12P_0	D12	I/O
0	IO_L13N_0	A12	I/O

	en a la server a la granda de la develo de la server de la			
int d te at	agram is available for down	load from	the Xilinx	0
w/w/ >	kilinx.com/support/document	tation/data	sheets/	0
Ba_p	in.zip.			0
	<b>T</b> - 1, 1 -			0
ut	lable			0
81:	Spartan-3A FG400 Pinou	t		0
	Dia Marra	FG400	<b>T</b>	0
nĸ		Ball	Туре	0
		A18	1/0	0
		B18	1/0	0
	IO_L02N_0	C17	1/0	0
	IO_L02P_0/VREF_0	D17	VREF	0
	IO_L03N_0	E15	I/O	0
	IO_L03P_0	D16	I/O	0
	IO_L04N_0	A17	I/O	0
	IO_L04P_0/VREF_0	B17	VREF	0
	IO_L05N_0	A16	I/O	0
	IO_L05P_0	C16	I/O	0
	IO_L06N_0	C15	I/O	0
	IO_L06P_0	D15	I/O	0
	IO_L07N_0	A14	I/O	0
	IO_L07P_0	C14	I/O	0
	IO_L08N_0	A15	I/O	0
	IO_L08P_0	B15	I/O	0
	IO_L09N_0	F13	I/O	0
	IO_L09P_0	E13	I/O	0
	IO_L10N_0/VREF_0	C13	VREF	0
	IO_L10P_0	D14	I/O	0
	IO_L11N_0	C12	I/O	
	IO_L11P_0	B13	I/O	
	IO_L12N_0	F12	I/O	
	IO_L12P_0	D12	I/O	

Table 8	81:	Spartan-3A	FG400	Pinout(	Continued)
---------	-----	------------	-------	---------	------------

Bank	Pin Name	FG400 Ball	Туре
0	IO_L13P_0	B12	I/O
0	IO_L14N_0	C11	I/O
0	IO_L14P_0	B11	I/O
0	IO_L15N_0/GCLK5	E11	GCLK
0	IO_L15P_0/GCLK4	D11	GCLK
0	IO_L16N_0/GCLK7	C10	GCLK
0	IO_L16P_0/GCLK6	A10	GCLK
0	IO_L17N_0/GCLK9	E10	GCLK
0	IO_L17P_0/GCLK8	D10	GCLK
0	IO_L18N_0/GCLK11	A8	GCLK
0	IO_L18P_0/GCLK10	A9	GCLK
0	IO_L19N_0	C9	I/O
0	IO_L19P_0	B9	I/O
0	IO_L20N_0	C8	I/O
0	IO_L20P_0	B8	I/O
0	IO_L21N_0	D8	I/O
0	IO_L21P_0	C7	I/O
0	IO_L22N_0/VREF_0	F9	VREF
0	IO_L22P_0	E9	I/O
0	IO_L23N_0	F8	I/O
0	IO_L23P_0	E8	I/O
0	IO_L24N_0	A7	I/O
0	IO_L24P_0	B7	I/O
0	IO_L25N_0	C6	I/O
0	IO_L25P_0	A6	I/O
0	IO_L26N_0	B5	I/O
0	IO_L26P_0	A5	I/O
0	IO_L27N_0	F7	I/O
0	IO_L27P_0	E7	I/O
0	IO_L28N_0	D6	I/O
0	IO_L28P_0	C5	I/O
0	IO_L29N_0	C4	I/O
0	IO_L29P_0	A4	I/O
0	IO_L30N_0	B3	I/O
0	IO_L30P_0	A3	I/O
0	IO_L31N_0	F6	I/O
0	IO_L31P_0	E6	I/O
0	IO_L32N_0/PUDC_B	B2	DUAL



### Table 81: Spartan-3A FG400 Pinout(Continued)

Туре

GND

GND

GND GND

GND GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND GND

PWR

MGMT

CONFIG

CONFIG

JTAG

JTAG

### Table 81: Spartan-3A FG400 Pinout(Continued)

Bank	Pin Name	FG400 Ball	Туре		Bank	Pin Name	FG400 Ball
3	IO_L34P_3	U1	I/O		GND	GND	E12
3	IO_L36N_3	T4	I/O		GND	GND	F15
3	IO_L36P_3	R5	I/O		GND	GND	G2
3	IO_L37N_3	V2	I/O		GND	GND	G19
3	IO_L37P_3	V1	I/O		GND	GND	H8
3	IO_L38N_3	W2	I/O		GND	GND	H13
3	IO_L38P_3	W1	I/O		GND	GND	J9
3	IP_3	H7	INPUT		GND	GND	J11
3	IP_L04N_3/VREF_3	G6	VREF		GND	GND	K1
3	IP_L04P_3	G7	INPUT		GND	GND	K10
3	IP_L11N_3/VREF_3	J7	VREF		GND	GND	K12
3	IP_L11P_3	J8	INPUT		GND	GND	K17
3	IP_L15N_3	K7	INPUT		GND	GND	L4
3	IP_L15P_3	K8	INPUT		GND	GND	L9
3	IP_L19N_3	K5	INPUT		GND	GND	L11
3	IP_L19P_3	K6	INPUT		GND	GND	L20
3	IP_L23N_3	L6	INPUT		GND	GND	M10
3	IP_L23P_3	L7	INPUT		GND	GND	M12
3	IP_L27N_3	M7	INPUT		GND	GND	N8
3	IP_L27P_3	M8	INPUT		GND	GND	N11
3	IP_L31N_3	N7	INPUT		GND	GND	N13
3	IP_L31P_3	M6	INPUT		GND	GND	P2
3	IP_L35N_3	N6	INPUT		GND	GND	P19
3	IP_L35P_3	P5	INPUT		GND	GND	R6
3	IP_L39N_3/VREF_3	P7	VREF		GND	GND	R9
3	IP_L39P_3	P6	INPUT		GND	GND	T16
3	VCCO_3	E2	VCCO		GND	GND	U12
3	VCCO_3	H5	VCCO		GND	GND	V3
3	VCCO_3	L2	VCCO		GND	GND	V18
3	VCCO_3	N5	VCCO		GND	GND	W7
3	VCCO_3	U2	VCCO		GND	GND	W15
GND	GND	A1	GND		GND	GND	Y1
GND	GND	A11	GND		GND	GND	Y10
GND	GND	A20	GND		GND	GND	Y20
GND	GND	B6	GND		VCCAUX	SUSPEND	B15
GND	GND	B14	GND	1		DONE	
GND	GND	C3	GND	1	VCCAUX	DONE	W19
GND	GND	C18	GND	1	VCCAUX	PROG_B	D5
GND	GND	D9	GND		VCCAUX	ICK	A19
GND	GND	E5	GND	1	VCCAUX	וטו	F5
		- i	1				

## Table 83: Spartan-3A FG484 Pinout(Continued)

Bank	Pin Name	FG484 Ball	Туре
0	IO_L30P_0	E9	I/O
0	IO_L31N_0	B4	I/O
0	IO_L31P_0	A4	I/O
0	IO_L32N_0	D5	I/O
0	IO_L32P_0	C5	I/O
0	IO_L33N_0	B3	I/O
0	IO_L33P_0	A3	I/O
0	IO_L34N_0	F8	I/O
0	IO_L34P_0	E7	I/O
0	IO_L35N_0	E6	I/O
0	IO_L35P_0	F7	I/O
0	IO_L36N_0/PUDC_B	A2	DUAL
0	IO_L36P_0/VREF_0	B2	VREF
0	IP_0	E16	INPUT
0	IP_0	E8	INPUT
0	IP_0	F10	INPUT
0	IP_0	F12	INPUT
0	IP_0	F16	INPUT
0	IP_0	G10	INPUT
0	IP_0	G11	INPUT
0	IP_0	G12	INPUT
0	IP_0	G13	INPUT
0	IP_0	G14	INPUT
0	IP_0	G15	INPUT
0	IP_0	G16	INPUT
0	IP_0	G7	INPUT
0	IP_0	G9	INPUT
0	IP_0	H10	INPUT
0	IP_0	H13	INPUT
0	IP_0	H14	INPUT
0	IP_0/VREF_0	G8	VREF
0	IP_0/VREF_0	H12	VREF
0	IP_0/VREF_0	H9	VREF
0	VCCO_0	B10	VCCO
0	VCCO_0	B14	VCCO
0	VCCO_0	B18	VCCO
0	VCCO_0	B5	VCCO
0	VCCO_0	F14	VCCO
0	VCCO_0	F9	VCCO
1	IO_L01N_1/LDC2	Y21	DUAL

## Table 83: Spartan-3A FG484 Pinout(Continued)

Bank	Pin Name	FG484 Ball	Туре
1	IO_L01P_1/HDC	AA22	DUAL
1	IO_L02N_1/LDC0	W20	DUAL
1	IO_L02P_1/LDC1	W19	DUAL
1	IO_L03N_1/A1	T18	DUAL
1	IO_L03P_1/A0	T17	DUAL
1	IO_L05N_1	W21	I/O
1	IO_L05P_1	Y22	I/O
1	IO_L06N_1	V20	I/O
1	IO_L06P_1	V19	I/O
1	IO_L07N_1	V22	I/O
1	IO_L07P_1	W22	I/O
1	IO_L09N_1	U21	I/O
1	IO_L09P_1	U22	I/O
1	IO_L10N_1	U19	I/O
1	IO_L10P_1	U20	I/O
1	IO_L11N_1	T22	I/O
1	IO_L11P_1	T20	I/O
1	IO_L13N_1	T19	I/O
1	IO_L13P_1	R20	I/O
1	IO_L14N_1	R22	I/O
1	IO_L14P_1	R21	I/O
1	IO_L15N_1/VREF_1	P22	VREF
1	IO_L15P_1	P20	I/O
1	IO_L17N_1/A3	P18	DUAL
1	IO_L17P_1/A2	R19	DUAL
1	IO_L18N_1/A5	N21	DUAL
1	IO_L18P_1/A4	N22	DUAL
1	IO_L19N_1/A7	N19	DUAL
1	IO_L19P_1/A6	N20	DUAL
1	IO_L20N_1/A9	N17	DUAL
1	IO_L20P_1/A8	N18	DUAL
1	IO_L21N_1/RHCLK1	L22	RHCLK
1	IO_L21P_1/RHCLK0	M22	RHCLK
1	IO_L22N_1/TRDY1/RHCLK3	L20	RHCLK
1	IO_L22P_1/RHCLK2	L21	RHCLK
1	IO_L24N_1/RHCLK5	M20	RHCLK
1	IO_L24P_1/RHCLK4	M18	RHCLK
1	IO_L25N_1/RHCLK7	K19	RHCLK
1	IO_L25P_1/IRDY1/RHCLK6	K20	RHCLK
1	IO_L26N_1/A11	J22	DUAL

Bank

1

## Table 83: Spartan-3A FG484 Pinout(Continued)

**Pin Name** 

IO\_L26P\_1/A10

FG484 Ball

K22

)		Table 83:	Spartan-3A FG484 Pinc
Туре		Bank	Pin Name
DUAL		1	IP_L23P_1
I/O	Ī	1	IP_L27N_1
I/O	Ī	1	IP_L27P_1/VREF_1
DUAL	Ī	1	IP_L31N_1
DUAL	Ī	1	IP_L31P_1
DUAL	Ī	1	IP_L35N_1
DUAL	Ī	1	IP_L35P_1/VREF_1
I/O	1	1	IP_L39N_1
	T		

1	IO_L28N_1	L19	I/O
1	IO_L28P_1	L18	I/O
1	IO_L29N_1/A13	J20	DUAL
1	IO_L29P_1/A12	J21	DUAL
1	IO_L30N_1/A15	G22	DUAL
1	IO_L30P_1/A14	H22	DUAL
1	IO_L32N_1	K18	I/O
1	IO_L32P_1	K17	I/O
1	IO_L33N_1/A17	H20	DUAL
1	IO_L33P_1/A16	H21	DUAL
1	IO_L34N_1/A19	F21	DUAL
1	IO_L34P_1/A18	F22	DUAL
1	IO_L36N_1	G20	I/O
1	IO_L36P_1	G19	I/O
1	IO_L37N_1	H19	I/O
1	IO_L37P_1	J18	I/O
1	IO_L38N_1	F20	I/O
1	IO_L38P_1	E20	I/O
1	IO_L40N_1	F18	I/O
1	IO_L40P_1	F19	I/O
1	IO_L41N_1	D22	I/O
1	IO_L41P_1	E22	I/O
1	IO_L42N_1	D20	I/O
1	IO_L42P_1	D21	I/O
1	IO_L44N_1/A21	C21	DUAL
1	IO_L44P_1/A20	C22	DUAL
1	IO_L45N_1/A23	B21	DUAL
1	IO_L45P_1/A22	B22	DUAL
1	IO_L46N_1/A25	G17	DUAL
1	IO_L46P_1/A24	G18	DUAL
1	IP_L04N_1/VREF_1	R16	VREF
1	IP_L04P_1	R15	INPUT
1	IP_L08N_1	P16	INPUT
1	IP_L08P_1	P15	INPUT
1	IP_L12N_1/VREF_1	R18	VREF
1	IP_L12P_1	R17	INPUT
1	IP_L16N_1/VREF_1	N16	VREF
1	IP_L16P_1	N15	INPUT
1	IP_L23N_1	M16	INPUT

Туре

INPUT

FG484

Ball

M17

## out*(Continued)*

1	IP_L27N_1	L16	INPUT
1	IP_L27P_1/VREF_1	M15	VREF
1	IP_L31N_1	K16	INPUT
1	IP_L31P_1	L15	INPUT
1	IP_L35N_1	K15	INPUT
1	IP_L35P_1/VREF_1	K14	VREF
1	IP_L39N_1	H18	INPUT
1	IP_L39P_1	H17	INPUT
1	IP_L43N_1/VREF_1	J15	VREF
1	IP_L43P_1	J16	INPUT
1	IP_L47N_1	H15	INPUT
1	IP_L47P_1/VREF_1	H16	VREF
VCCAUX	SUSPEND	U18	PWR MGMT
1	VCCO_1	E21	VCCO
1	VCCO_1	J17	VCCO
1	VCCO_1	K21	VCCO
1	VCCO_1	P17	VCCO
1	VCCO_1	P21	VCCO
1	VCCO 1	V21	VCCO
2	IO_L01N_2/M0	W5	DUAL
2 2	IO_L01N_2/M0 IO_L01P_2/M1	W5 V6	DUAL
2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B	W5 V6 Y4	DUAL DUAL DUAL
2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2	W5 V6 Y4 W4	DUAL DUAL DUAL DUAL
2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2	W5 V6 Y4 W4 AA3	DUAL DUAL DUAL DUAL I/O
2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2 IO_L03P_2	W5 V6 Y4 W4 AA3 AB2	DUAL DUAL DUAL DUAL I/O I/O
2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2 IO_L03P_2 IO_L04N_2	W5 V6 Y4 W4 AA3 AB2 AA4	DUAL DUAL DUAL DUAL I/O I/O
2 2 2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2 IO_L03P_2 IO_L04N_2 IO_L04P_2	W5 V6 Y4 W4 AA3 AB2 AA4 AB3	DUAL DUAL DUAL DUAL I/O I/O I/O
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2 IO_L03P_2 IO_L04N_2 IO_L04N_2 IO_L04P_2 IO_L05N_2	W5 V6 Y4 W4 AA3 AB2 AA4 AB3 Y5	DUAL DUAL DUAL I/O I/O I/O I/O
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2 IO_L03P_2 IO_L04N_2 IO_L04P_2 IO_L04P_2 IO_L05N_2 IO_L05P_2	W5 V6 Y4 W4 AA3 AB2 AA4 AB3 Y5 W6	DUAL DUAL DUAL DUAL I/O I/O I/O I/O I/O
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2 IO_L03P_2 IO_L04N_2 IO_L04P_2 IO_L05N_2 IO_L05P_2 IO_L05P_2 IO_L06N_2	W5 V6 Y4 W4 AA3 AB2 AA4 AB3 Y5 W6 AB5	DUAL DUAL DUAL I/O I/O I/O I/O I/O I/O
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03P_2 IO_L03P_2 IO_L04N_2 IO_L04P_2 IO_L05P_2 IO_L05P_2 IO_L06P_2 IO_L06P_2	W5   V6   Y4   W4   AA3   AB2   AA4   AB3   Y5   W6   AB5   AB4	DUAL DUAL DUAL I/O I/O I/O I/O I/O I/O I/O
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2 IO_L03P_2 IO_L04N_2 IO_L04P_2 IO_L05N_2 IO_L05P_2 IO_L05P_2 IO_L06P_2 IO_L06P_2 IO_L07N_2	W5   V6   Y4   W4   AA3   AB2   AA4   AB3   Y5   W6   AB5   AB4   Y6	DUAL DUAL DUAL DUAL I/O I/O I/O I/O I/O I/O I/O I/O I/O
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03P_2 IO_L03P_2 IO_L04P_2 IO_L04P_2 IO_L05P_2 IO_L05P_2 IO_L06P_2 IO_L06P_2 IO_L07N_2 IO_L07P_2	W5     V6     Y4     W4     AA3     AB2     AA4     AB3     Y5     W6     AB5     AB4     Y6     W7	DUAL DUAL DUAL I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2 IO_L03P_2 IO_L03P_2 IO_L04N_2 IO_L04P_2 IO_L05N_2 IO_L05P_2 IO_L05P_2 IO_L06N_2 IO_L06P_2 IO_L07N_2 IO_L07P_2 IO_L08N_2	W5   V6   Y4   W4   AA3   AB2   AA4   AB3   Y5   W6   AB5   AB4   Y6   W7   AB6	DUAL DUAL DUAL DUAL I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2 IO_L03P_2 IO_L03P_2 IO_L04P_2 IO_L04P_2 IO_L05P_2 IO_L05P_2 IO_L06P_2 IO_L06P_2 IO_L07N_2 IO_L07P_2 IO_L08N_2 IO_L08P_2	W5   V6   Y4   W4   AA3   AB2   AA4   AB3   Y5   W6   AB5   AB4   Y6   W7   AB6   AA6	DUAL DUAL DUAL I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2 IO_L03P_2 IO_L03P_2 IO_L04N_2 IO_L04P_2 IO_L05N_2 IO_L05P_2 IO_L05P_2 IO_L06P_2 IO_L06P_2 IO_L07P_2 IO_L07P_2 IO_L08N_2 IO_L08P_2 IO_L08P_2 IO_L08P_2 IO_L08P_2	W5   V6   Y4   W4   AA3   AB2   AA4   AB3   Y5   W6   AB5   AB4   Y6   W7   AB6   W9	DUAL DUAL DUAL DUAL I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IO_L01N_2/M0 IO_L01P_2/M1 IO_L02N_2/CSO_B IO_L02P_2/M2 IO_L03N_2 IO_L03P_2 IO_L03P_2 IO_L04N_2 IO_L04P_2 IO_L04P_2 IO_L05P_2 IO_L05P_2 IO_L06P_2 IO_L06P_2 IO_L07P_2 IO_L07P_2 IO_L08N_2 IO_L08P_2 IO_L08P_2 IO_L09P_2/RDWR_B	W5   V6   Y4   W4   AA3   AB2   AA4   AB3   Y5   W6   AB5   AB4   Y6   W7   AB6   W9   V9	DUAL DUAL DUAL I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

## Table 87: Spartan-3A FG676 Pinout(Continued)

Table 87:	Spartan-3A	FG676 Pinout	(Continued)
-----------	------------	--------------	-------------

Bank	Pin Name	FG676 Ball	Туре
3	IO_L30P_3	N5	I/O
3	IO_L31N_3	N2	I/O
3	IO_L31P_3	N1	I/O
3	IO_L32N_3/LHCLK1	N7	LHCLK
3	IO_L32P_3/LHCLK0	N6	LHCLK
3	IO_L33N_3/IRDY2/LHCLK3	P2	LHCLK
3	IO_L33P_3/LHCLK2	P1	LHCLK
3	IO_L34N_3/LHCLK5	P3	LHCLK
3	IO_L34P_3/LHCLK4	P4	LHCLK
3	IO_L35N_3/LHCLK7	P10	LHCLK
3	IO_L35P_3/TRDY2/LHCLK6	N9	LHCLK
3	IO_L36N_3	R2	I/O
3	IO_L36P_3/VREF_3	R1	VREF
3	IO_L37N_3	R4	I/O
3	IO_L37P_3	R3	I/O
3	IO_L38N_3	T4	I/O
3	IO_L38P_3	Т3	I/O
3	IO_L39N_3	P6	I/O
3	IO_L39P_3	P7	I/O
3	IO_L40N_3	R6	I/O
3	IO_L40P_3	R5	I/O
3	IO_L41N_3	P9	I/O
3	IO_L41P_3	P8	I/O
3	IO_L42N_3	U4	I/O
3	IO_L42P_3	T5	I/O
3	IO_L43N_3	R9	I/O
3	IO_L43P_3/VREF_3	R10	VREF
3	IO_L44N_3	U2	I/O
3	IO_L44P_3	U1	I/O
3	IO_L45N_3	R7	I/O
3	IO_L45P_3	R8	I/O
3	IO_L47N_3	V2	I/O
3	IO_L47P_3	V1	I/O
3	IO_L48N_3	Т9	I/O
3	IO_L48P_3	T10	I/O
3	IO_L49N_3	V5	I/O
3	IO_L49P_3	U5	I/O
3	IO_L51N_3	U6	I/O
3	IO_L51P_3	T7	I/O
3	IO_L52N_3	W4	I/O

Bank	Pin Name	FG676 Ball	Туре
3	IO_L52P_3	W3	I/O
3	IO_L53N_3	Y2	I/O
3	IO_L53P_3	Y1	I/O
3	IO_L55N_3	AA3	I/O
3	IO_L55P_3	AA2	I/O
3	IO_L56N_3	U8	I/O
3	IO_L56P_3	U7	I/O
3	IO_L57N_3	Y6	I/O
3	IO_L57P_3	Y5	I/O
3	IO_L59N_3	V6	I/O
3	IO_L59P_3	V7	I/O
3	IO_L60N_3	AC1	I/O
3	IO_L60P_3	AB1	I/O
3	IO_L61N_3	V8	I/O
3	IO_L61P_3	U9	I/O
3	IO_L63N_3	W6	I/O
3	IO_L63P_3	W7	I/O
3	IO_L64N_3	AC3	I/O
3	IO_L64P_3	AC2	I/O
3	IO_L65N_3	AD2	I/O
3	IO_L65P_3	AD1	I/O
3	IP_L04N_3/VREF_3	C1	VREF
3	IP_L04P_3	C2	INPUT
3	IP_L08N_3	D1	INPUT
3	IP_L08P_3	D2	INPUT
3	IP_L12N_3/VREF_3	H4	VREF
3	IP_L12P_3	G5	INPUT
3	IP_L16N_3	G1	INPUT
3	IP_L16P_3	G2	INPUT
3	IP_L20N_3/VREF_3	J2	VREF
3	IP_L20P_3	JЗ	INPUT
3	IP_L24N_3	K1	INPUT
3	IP_L24P_3	J1	INPUT
3	IP_L46N_3	V4	INPUT
3	IP_L46P_3	U3	INPUT
3	IP_L50N_3/VREF_3	W2	VREF
3	IP_L50P_3	W1	INPUT
3	IP_L54N_3	Y4	INPUT
3	IP_L54P_3	Y3	INPUT
3	IP_L58N_3/VREF_3	AA5	VREF