



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Product Status	Active
Number of LABs/CLBs	896
Number of Logic Elements/Cells	8064
Total RAM Bits	368640
Number of I/O	251
Number of Gates	400000
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	320-BGA
Supplier Device Package	320-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc3s400a-5fg320c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Production Status**

Table 3 indicates the production status of each Spartan-3A FPGA by temperature range and speed grade. The table also lists the earliest speed file version required for creating

a production configuration bitstream. Later versions are also supported.

Table	3:	Spartan-3A	<b>FPGA</b>	Production	Status	(Production	Speed	File)
-------	----	------------	-------------	------------	--------	-------------	-------	-------

	Temperature Range	Comme	Industrial	
	Speed Grade	Standard (-4)	High-Performance (–5)	Standard (-4)
	XC3S50A	Production (v1.35)	Production (v1.35)	Production (v1.35)
ber	XC3S200A	Production (v1.35)	Production (v1.35)	Production (v1.35)
t Num	XC3S400A	Production (v1.36)	Production (v1.36)	Production (v1.36)
Par	XC3S700A	Production (v1.34)	Production (v1.35)	Production (v1.34)
	XC3S1400A Production (v1.34)		Production (v1.35)	Production (v1.34)

# **Package Marking**

Figure 2 provides a top marking example for Spartan-3A FPGAs in the quad-flat packages. Figure 3 shows the top marking for Spartan-3A FPGAs in BGA packages. The markings for the BGA packages are nearly identical to those for the quad-flat packages, except that the marking is rotated with respect to the ball A1 indicator.

The "5C" and "4I" Speed Grade/Temperature Range part combinations may be dual marked as "5C/4I". Devices with a single mark are only guaranteed for the marked speed grade and temperature range.









# **Related Product Families**

The Spartan-3AN nonvolatile FPGA family is architecturally identical to the Spartan-3A FPGA family, except that it has in-system flash memory and is offered in select pin-compatible package options.

DS557: Spartan-3AN Family Data Sheet
 <u>www.xilinx.com/support/documentation/</u>
 <u>data\_sheets/ds557.pdf</u>

The compatible Spartan-3A DSP FPGA family replaces the 18-bit multiplier with the DSP48A block, while also increasing the block RAM capability and quantity. The two members of the Spartan-3A DSP FPGA family extend the Spartan-3A density range up to 37,440 and 53,712 logic cells.

- DS610: Spartan-3A DSP FPGA Family Data Sheet
   www.xilinx.com/support/documentation/
   data\_sheets/ds610.pdf
- UG431: XtremeDSP DSP48A for Spartan-3A DSP FPGAs www.xilinx.com/support/documentation/ user\_guides/ug431.pdf

# **Revision History**

Date	Version	Revision
12/05/06	1.0	Initial release.
02/02/07	1.1	Promoted to Preliminary status.
03/16/07	1.2	Added cross-reference to nonvolatile Spartan-3AN FPGA family.
04/23/07	1.3	Added cross-reference to compatible Spartan-3A DSP family.
07/10/07	1.4	Updated Starter Kit reference to new UG334.
04/15/08	1.6	Updated trademarks.
05/28/08	1.7	Added reference to XA Automotive version.
03/06/09	1.8	Added link to DS706 on Extended Spartan-3A family.
08/19/10	2.0	Updated link to sign up for Alerts.

The following table shows the revision history for this document.

# **General DC Characteristics for I/O Pins**

Table	9:	General DC	Characteristics of	of User I/O.	Dual-Purpose.	and Dedicated Pi	ns <sup>(1)</sup>
iubio	υ.		0114140101101100	0.0000,	Baarr arpooo,	and Bouloutou i i	

Symbol	Description	Test Conditions			Тур	Max	Units
ا <sub>ل</sub> (2)	Leakage current at User I/O, input-only, dual-purpose, and dedicated pins, FPGA powered	Driver is in a high-impeda $V_{IN} = 0V$ or $V_{CCO}$ max, sa	nce state, ample-tested	-10	-	+10	μA
I <sub>HS</sub>	Leakage current on pins during hot socketing, FPGA unpowered	All pins except INIT_B, PF pins when PUDC_B = 1.	ROG_B, DONE, and JTAG	-10	_	+10	μA
		INIT_B, PROG_B, DONE pins when PUDC_B = 0.	, and JTAG pins or other	Ado	d I <sub>HS</sub> + I <sub>I</sub>	RPU	μA
I <sub>RPU</sub> <sup>(3)</sup>	Current through pull-up resistor at User I/O, dual-purpose,	V <sub>IN</sub> = GND	$V_{CCO}$ or $V_{CCAUX} = 3.0V$ to 3.6V	-151	-315	-710	μA
	Dedicated pins are powered by VCCAUX.		V <sub>CCO</sub> or V <sub>CCAUX</sub> = 2.3V to 2.7V	-82	-182	-437	μA
	CONOX		V <sub>CCO</sub> = 1.7V to 1.9V	-36	-88	-226	μA
			V <sub>CCO</sub> = 1.4V to 1.6V	-22	-56	-148	μA
			V <sub>CCO</sub> = 1.14V to 1.26V	-11	-31	-83	μA
R <sub>PU</sub> <sup>(3)</sup>	Equivalent pull-up resistor value	V <sub>IN</sub> = GND	V <sub>CCO</sub> = 3.0V to 3.6V	5.1	11.4	23.9	kΩ
	at User I/O, dual-purpose, input-only, and dedicated pins		V <sub>CCO</sub> = 2.3V to 2.7V	6.2	14.8	33.1	kΩ
	(based on I <sub>RPU</sub> per Note 3)		V <sub>CCO</sub> = 1.7V to 1.9V	8.4	21.6	52.6	kΩ
			V <sub>CCO</sub> = 1.4V to 1.6V	10.8	28.4	74.0	kΩ
		$V_{CCO} = 1.14V$ to 1.26		15.3	41.1	119.4	kΩ
I <sub>RPD</sub> <sup>(3)</sup>	Current through pull-down	$V_{IN} = V_{CCO}$	V <sub>CCAUX</sub> = 3.0V to 3.6V	167	346	659	μA
	dual-purpose, input-only, and dedicated pins. Dedicated pins are powered by V <sub>CCAUX</sub> .		V <sub>CCAUX</sub> = 2.25V to 2.75V	100	225	457	μA
R <sub>PD</sub> <sup>(3)</sup>	Equivalent pull-down resistor	V <sub>CCAUX</sub> = 3.0V to 3.6V	V <sub>IN</sub> = 3.0V to 3.6V	5.5	10.4	20.8	kΩ
	input-only, and dedicated pins		V <sub>IN</sub> = 2.3V to 2.7V	4.1	7.8	15.7	kΩ
	(based on I <sub>RPD</sub> per Note 3)		V <sub>IN</sub> = 1.7V to 1.9V	3.0	5.7	11.1	kΩ
			V <sub>IN</sub> = 1.4V to 1.6V	2.7	5.1	9.6	kΩ
			V <sub>IN</sub> = 1.14V to 1.26V	2.4	4.5	8.1	kΩ
		V <sub>CCAUX</sub> = 2.25V to 2.75V	V <sub>IN</sub> = 3.0V to 3.6V	7.9	16.0	35.0	kΩ
			V <sub>IN</sub> = 2.3V to 2.7V	5.9	12.0	26.3	kΩ
			V <sub>IN</sub> = 1.7V to 1.9V	4.2	8.5	18.6	kΩ
			V <sub>IN</sub> = 1.4V to 1.6V	3.6	7.2	15.7	kΩ
			V <sub>IN</sub> = 1.14V to 1.26V	3.0	6.0	12.5	kΩ
I <sub>REF</sub>	V <sub>REF</sub> current per pin	All V <sub>CCO</sub> levels		-10	-	+10	μA
C <sub>IN</sub>	Input capacitance		-	_	-	10	pF
R <sub>DT</sub>	Resistance of optional differential termination circuit within a differential I/O pair. Not available on Input-only pairs.	$V_{CCO} = 3.3V \pm 10\%$	LVDS_33, MINI_LVDS_33, RSDS_33	90	100	115	Ω
		$V_{CCO} = 2.5V \pm 10\%$	LVDS_25, MINI_LVDS_25, RSDS_25	90	110	-	Ω

#### Notes:

1. The numbers in this table are based on the conditions set forth in Table 8.

 For single-ended signals that are placed on a differential-capable I/O, V<sub>IN</sub> of -0.2V to -0.5V is supported but can cause increased leakage between the two pins. See "Parasitic Leakage" in <u>UG331</u>, Spartan-3 Generation FPGA User Guide.

3. This parameter is based on characterization. The pull-up resistance  $R_{PU} = V_{CCO} / I_{RPU}$ . The pull-down resistance  $R_{PD} = V_{IN} / I_{RPD}$ .

## **Pin-to-Pin Setup and Hold Times**

#### Table 19: Pin-to-Pin Setup and Hold Times for the IOB Input Path (System Synchronous)

				Speed	Grade	
				-5	-4	
Symbol	Description	Conditions	Device	Min	Min	Units
Setup Times						
T <sub>PSDCM</sub>	When writing to the Input	LVCMOS25 <sup>(2)</sup> ,	XC3S50A	2.45	2.68	ns
	setup of data at the Input pin to	with DCM <sup>(4)</sup>	XC3S200A	2.59	2.84	ns
	the active transition at a Global Clock pin. The DCM is in use. No		XC3S400A	2.38	2.68	ns
	Input Delay is programmed.		XC3S700A	2.38	2.57	ns
			XC3S1400A	1.91	2.17	ns
T <sub>PSFD</sub>	T <sub>PSFD</sub> When writing to IFF, the time from	LVCMOS25 <sup>(2)</sup> ,	XC3S50A	2.55	2.76	ns
	to an active transition at the	without DCM	XC3S200A	2.32	2.76	ns
	Global Clock pin. The DCM is not in use. The Input Delay is programmed.		XC3S400A	2.21	2.60	ns
			XC3S700A	2.28	2.63	ns
			XC3S1400A	2.33	2.41	ns
Hold Times						
T <sub>PHDCM</sub>	When writing to IFF, the time from the active transition at the Global Clock pin to the point when data	LVCMOS25 <sup>(3)</sup> ,	XC3S50A	-0.36	-0.36	ns
		with DCM <sup>(4)</sup>	XC3S200A	-0.52	-0.52	ns
	must be held at the Input pin. The DCM is in use. No Input Delay is		XC3S400A	-0.33	-0.29	ns
	programmed.		XC3S700A	-0.17	-0.12	ns
			XC3S1400A	-0.07	0.00	ns
T <sub>PHFD</sub>	When writing to IFF, the time from	LVCMOS25 <sup>(3)</sup> ,	XC3S50A	-0.63	-0.58	ns
	Clock pin to the point when data	without DCM $= 5$ ,	XC3S200A	-0.56	-0.56	ns
	must be held at the Input pin. The DCM is not in use. The Input		XC3S400A	-0.42	-0.42	ns
	Delay is programmed.		XC3S700A	-0.80	-0.75	ns
			XC3S1400A	-0.69	-0.69	ns

#### Notes:

1. The numbers in this table are tested using the methodology presented in Table 27 and are based on the operating conditions set forth in Table 8 and Table 11.

 This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, subtract the appropriate adjustment from Table 23. If this is true of the data Input, add the appropriate Input adjustment from the same table.

3. This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, add the appropriate Input adjustment from Table 23. If this is true of the data Input, subtract the appropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data before the clock's active edge.

4. DCM output jitter is included in all measurements.

Table 2	0: Setup	and Hold	Times for	the IOB	Input Path	(Continued)
10010 -						(001111000)

					Speed	Grade	
			IFD_		-5	-4	
Symbol	Description	Conditions	VALUE	Device	Min	Min	Units
T <sub>IOPICKD</sub>	Time from the setup of data at the	LVCMOS25 <sup>(2)</sup>	1	XC3S700A	1.82	1.95	ns
	ICLK input of the Input Flip-Flop (IFF).		2		2.62	2.83	ns
	The Input Delay is programmed.		3		3.32	3.72	ns
			4		3.83	4.31	ns
			5		3.69	4.14	ns
			6		4.60	5.19	ns
			7		5.39	6.10	ns
			8		5.92	6.73	ns
			1	XC3S1400A	1.79	2.17	ns
			2		2.55	2.92	ns
			3	]	3.38	3.76	ns
			4		3.75	4.32	ns
			5		3.81	4.19	ns
			6		4.39	5.09	ns
			7		5.16	5.98	ns
			8		5.69	6.57	ns
Hold Times				_			
T <sub>IOICKP</sub>	Time from the active transition at the	LVCMOS25 <sup>(3)</sup>	0	XC3S50A	-0.66	-0.64	ns
	to the point where data must be held			XC3S200A	-0.85	-0.65	ns
	at the input pin. No input Delay is programmed.			XC3S400A	-0.42	-0.42	ns
				XC3S700A	-0.81	-0.67	ns
				XC3S1400A	-0.71	-0.71	ns
T <sub>IOICKPD</sub>	Time from the active transition at the	LVCMOS25 <sup>(3)</sup>	1	XC3S50A	-0.88	-0.88	ns
	to the point where data must be held		2		-1.33	-1.33	ns
	programmed.		3		-2.05	-2.05	ns
			4		-2.43	-2.43	ns
			5		-2.34	-2.34	ns
			6		-2.81	-2.81	ns
			7		-3.03	-3.03	ns
			8		-3.83	-3.57	ns
			1	XC3S200A	-1.51	-1.51	ns
			2		-2.09	-2.09	ns
			3	-	-2.40	-2.40	ns
			4		-2.68	-2.68	ns
			5		-2.56	-2.56	ns
			6		-2.99	-2.99	ns
			7		-3.29	-3.29	ns
			8		-3.61	-3.61	ns

## Table 22: Propagation Times for the IOB Input Path(Continued)

					Speed	Grade	
					-5	-4	
Symbol	Description	Conditions	DELAY_VALUE	Device	Max	Max	Units
T <sub>IOPID</sub>	The time it takes for data to travel	LVCMOS25 <sup>(2)</sup>	15	XC3S200A	5.43	6.24	ns
	the input delay programmed		16		5.75	6.59	ns
			1	XC3S400A	1.32	1.43	ns
			2		1.67	1.83	ns
			3		1.90	2.07	ns
			4		2.33	2.52	ns
			5		2.60	2.91	ns
			6		2.94	3.20	ns
			7		3.23	3.51	ns
			8		3.50	3.85	ns
			9		3.18	3.55	ns
			10		3.53	3.95	ns
			11		3.76	4.20	ns
			12		4.26	4.67	ns
			13		4.51	4.97	ns
			14		4.85	5.32	ns
			15		5.14	5.64	ns
			16		5.40	5.95	ns
			1	XC3S700A	1.84	1.87	ns
			2		2.20	2.27	ns
			3		2.46	2.60	ns
			4		2.93	3.15	ns
			5		3.21	3.45	ns
			6		3.54	3.80	ns
			7		3.86	4.16	ns
			8		4.13	4.48	ns
			9		3.82	4.19	ns
			10		4.17	4.58	ns
			11		4.43	4.89	ns
			12		4.95	5.49	ns
			13		5.22	5.83	ns
			14		5.57	6.21	ns
			15		5.89	6.55	ns
			16		6.16	6.89	ns
			1	XC3S1400A	1.95	2.18	ns
			2		2.29	2.59	ns
			3		2.54	2.84	ns
			4		2.96	3.30	ns

## Table 28: Equivalent V<sub>CCO</sub>/GND Pairs per Bank

	Package Style (including Pb-free)							
Device	VQ100	TQ144	FT256	FG320	FG400	FG484	FG676	
XC3S50A	1	2	3	-	-	-	-	
XC3S200A	1	-	4	4	-	-	-	
XC3S400A	-	_	4	4	5	-	-	
XC3S700A	-	_	4	-	5	5	-	
XC3S1400A	-	_	4	-	_	6	9	

Table 29: Recommended Number of Simultaneously Switching Outputs per VCCO-GND Pair ( $V_{CCAUX}$ =3.3V)

			Package Type				
-			VQ100,	TQ144	FT256, FG400, FG	FG320, FG484, 676	
Signal Standard (IOSTANDARD)			Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)	Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)	
Single-Ender	d Standar	ds					
LVTTL	Slow	2	20	20	60	60	
		4	10	10	41	41	
		6	10	10	29	29	
		8	6	6	22	22	
		12	6	6	13	13	
		16	5	5	11	11	
		24	4	4	9	9	
	Fast	2	10	10	10	10	
		4	6	6	6	6	
		6	5	5	5	5	
		8	3	3	3	3	
		12	3	3	3	3	
		16	3	3	3	3	
		24	2	2	2	2	
	QuietIO	2	40	40	80	80	
		4	24	24	48	48	
		6	20	20	36	36	
		8	16	16	27	27	
		12	12	12	16	16	
		16	9	9	13	13	
		24	9	9	12	12	

 Table 29: Recommended Number of Simultaneously Switching

 Outputs per VCCO-GND Pair (V<sub>CCAUX</sub>=3.3V)(Continued)

			Package Type			
			VQ100,	TQ144	FT256, FG400, FG	FG320, FG484, 676
Signal Standard (IOSTANDARD)			Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)	Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)
LVCMOS33	Slow	2	24	24	76	76
		4	14	14	46	46
		6	11	11	27	27
		8	10	10	20	20
		12	9	9	13	13
		16	8	8	10	10
		24	-	8	-	9
	Fast	2	10	10	10	10
		4	8	8	8	8
		6	5	5	5	5
		8	4	4	4	4
		12	4	4	4	4
		16	2	2	2	2
		24	-	2	-	2
	QuietIO	2	36	36	76	76
		4	32	32	46	46
		6	24	24	32	32
		8	16	16	26	26
		12	16	16	18	18
		16	12	12	14	14
		24	-	10	-	10

 Table 29: Recommended Number of Simultaneously Switching

 Outputs per VCCO-GND Pair (V<sub>CCAUX</sub>=3.3V)(Continued)

			Package Type			
			VQ100,	TQ144	FT256, FG400, FG	FG320, FG484, 676
Signal (IOSTA	Standard		Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)	Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)
LVCMOS25	Slow	2	16	16	76	76
		4	10	10	46	46
		6	8	8	33	33
		8	7	7	24	24
		12	6	6	18	18
		16	-	6	-	11
		24	-	5	-	7
	Fast	2	12	12	18	18
		4	10	10	14	14
		6	8	8	6	6
		8	6	6	6	6
		12	3	3	3	3
		16	-	3	-	3
		24	-	2	-	2
	QuietIO	2	36	36	76	76
		4	30	30	60	60
		6	24	24	48	48
		8	20	20	36	36
		12	12	12	36	36
		16	-	12	-	36
		24	-	8	-	8
LVCMOS18	Slow	2	13	13	64	64
		4	8	8	34	34
		6	8	8	22	22
		8	7	7	18	18
		12	-	5	-	13
		16	-	5	-	10
	Fast	2	13	13	18	18
		4	8	8	9	9
		6	7	7	7	7
		8	4	4	4	4
		12	-	4	-	4
		16	-	3	-	3
	QuietIO	2	30	30	64	64
		4	24	24	64	64
		6	20	20	48	48
		8	16	16	36	36
		12	-	12	-	36
		16	-	12	-	24

 Table 29:
 Recommended Number of Simultaneously Switching

 Outputs per VCCO-GND Pair (V<sub>CCAUX</sub>=3.3V)(Continued)

			Package Type			
			VQ100,	TQ144	FT256, FG400, FG	FG320, FG484, 676
Signal : (IOSTA	Standard NDARD)		Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)	Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)
LVCMOS15	Slow	2	12	12	55	55
	-	4	7	7	31	31
		6	7	7	18	18
		8	-	6	-	15
		12	-	5	-	10
	Fast	2	10	10	25	25
		4	7	7	10	10
		6	6	6	6	6
		8	-	4	-	4
		12	-	3	-	3
	QuietIO	2	30	30	70	70
		4	21	21	40	40
		6	18	18	31	31
		8	-	12	-	31
		12	-	12	-	20
LVCMOS12	Slow	2	17	17	40	40
		4	-	13	-	25
		6	-	10	-	18
	Fast	2	12	9	31	31
		4	-	9	-	13
		6	-	9	-	9
	QuietIO	2	36	36	55	55
		4	-	33	-	36
		6	_	27	—	36
PCI33_3			9	9	16	16
PCI66_3			—	9	—	13
HSTL_I			-	11	—	20
HSTL_III			-	7	_	8
HSTL_I_18			13	13	17	17
HSTL_II_18			—	5	—	5
HSTL_III_18			8	8	10	8
SSTL18_I			7	13	7	15
SSTL18_II			-	9	_	9
SSTL2_I			10	10	18	18
SSTL2_II			_	6	-	9
SSTL3_I			7	8	8	10
SSTL3_II			5	6	6	7

# 18 x 18 Embedded Multiplier Timing

#### Table 34: 18 x 18 Embedded Multiplier Timing

		Speed Grade				
		-	5	-	4	-
Symbol	Description	Min	Max	Min	Max	Units
Combinatoria	l Delay					
T <sub>MULT</sub>	Combinational multiplier propagation delay from the A and B inputs to the P outputs, assuming 18-bit inputs and a 36-bit product (AREG, BREG, and PREG registers unused)	-	4.36	-	4.88	ns
Clock-to-Outp	out Times					
T <sub>MSCKP_P</sub>	Clock-to-output delay from the active transition of the CLK input to valid data appearing on the P outputs when using the PREG register <sup>(2,3)</sup>	-	0.84	-	1.30	ns
T <sub>MSCKP_A</sub> T <sub>MSCKP_B</sub>	Clock-to-output delay from the active transition of the CLK input to valid data appearing on the P outputs when using either the AREG or BREG register <sup><math>(2,4)</math></sup>		4.44	_	4.97	ns
Setup Times						
T <sub>MSDCK_P</sub>	Data setup time at the A or B input before the active transition at the CLK when using only the PREG output register (AREG, BREG registers unused) $^{(3)}$	3.56	-	3.98	-	ns
T <sub>MSDCK_A</sub>	Data setup time at the A input before the active transition at the CLK when using the AREG input register $^{\rm (4)}$	0.00	-	0.00	-	ns
T <sub>MSDCK_B</sub>	Data setup time at the B input before the active transition at the CLK when using the BREG input register $^{\rm (4)}$	0.00	-	0.00	-	ns
Hold Times						
T <sub>MSCKD_P</sub>	Data hold time at the A or B input after the active transition at the CLK when using only the PREG output register (AREG, BREG registers unused) $^{(3)}$	0.00	-	0.00	-	ns
T <sub>MSCKD_A</sub>	Data hold time at the A input after the active transition at the CLK when using the AREG input register $^{\rm (4)}$	0.35	-	0.45	-	ns
T <sub>MSCKD_B</sub>	Data hold time at the B input after the active transition at the CLK when using the BREG input $\mbox{register}^{(4)}$	0.35	-	0.45	-	ns
Clock Freque	ncy					
F <sub>MULT</sub>	Internal operating frequency for a two-stage 18x18 multiplier using the AREG and BREG input registers and the PREG output register $^{(1)}$	0	280	0	250	MHz

#### Notes:

1. Combinational delay is less and pipelined performance is higher when multiplying input data with less than 18 bits.

2. The PREG register is typically used in both single-stage and two-stage pipelined multiplier implementations.

3. The PREG register is typically used when inferring a single-stage multiplier.

4. Input registers AREG or BREG are typically used when inferring a two-stage multiplier.

5. The numbers in this table are based on the operating conditions set forth in Table 8.

# **Suspend Mode Timing**





### Table 44: Suspend Mode Timing Parameters

Symbol	Description	Min	Тур	Max	Units				
Entering Suspend Mode									
T <sub>SUSPENDHIGH_AWAKE</sub>	Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter ( <i>suspend_filter:No</i> )	-	7	-	ns				
T <sub>SUSPENDFILTER</sub>	Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled ( <i>suspend_filter:Yes</i> )	+160	+300	+600	ns				
T <sub>SUSPEND_GTS</sub>	Rising edge of SUSPEND pin until FPGA output pins drive their defined SUSPEND constraint behavior	-	10	-	ns				
T <sub>SUSPEND_GWE</sub>	Rising edge of SUSPEND pin to write-protect lock on all writable clocked elements	-	<5	-	ns				
T <sub>SUSPEND_DISABLE</sub>	Rising edge of the SUSPEND pin to FPGA input pins and interconnect disabled	-	340	-	ns				
Exiting Suspend Mod	e								
T <sub>SUSPENDLOW_AWAKE</sub>	Falling edge of the SUSPEND pin to rising edge of the AWAKE pin. Does not include DCM lock time.	-	4 to 108	-	μs				
T <sub>SUSPEND_ENABLE</sub>	Falling edge of the SUSPEND pin to FPGA input pins and interconnect re-enabled	-	3.7 to 109	-	μs				
T <sub>AWAKE_GWE1</sub>	Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <i>sw_clk:InternalClock</i> and <i>sw_gwe_cycle:1</i> .	-	67	-	ns				
T <sub>AWAKE_GWE512</sub>	Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <i>sw_clk:InternalClock</i> and <i>sw_gwe_cycle:512</i> .	-	14	-	μs				
T <sub>AWAKE_GTS1</sub>	Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <i>sw_clk:InternalClock</i> and <i>sw_gts_cycle:1</i> .	-	57	-	ns				
T <sub>AWAKE_GTS512</sub>	Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <i>sw_clk:InternalClock</i> and <i>sw_gts_cycle:512</i> .	-	14	-	μs				

#### Notes:

1. These parameters based on characterization.

2. For information on using the Spartan-3A Suspend feature, see <u>XAPP480</u>: Using Suspend Mode in Spartan-3 Generation FPGAs.

Symbol	Description	Requirement	Units
T <sub>CCS</sub>	SPI serial Flash PROM chip-select time	$T_{CCS} \leq T_{MCCL1} - T_{CCO}$	ns
T <sub>DSU</sub>	SPI serial Flash PROM data input setup time	$T_{DSU} \leq T_{MCCL1} - T_{CCO}$	ns
T <sub>DH</sub>	SPI serial Flash PROM data input hold time	T <sub>DH</sub> ≤ T <sub>MCCH1</sub>	ns
T <sub>V</sub>	SPI serial Flash PROM data clock-to-output time	$T_V \leq T_{MCCLn} - T_{DCC}$	ns
f <sub>C</sub> or f <sub>R</sub>	Maximum SPI serial Flash PROM clock frequency (also depends on specific read command used)	$f_C \ge \frac{1}{T_{CCLKn(min)}}$	MHz

#### Table 53: Configuration Timing Requirements for Attached SPI Serial Flash

#### Notes:

These requirements are for successful FPGA configuration in SPI mode, where the FPGA generates the CCLK signal. The post-configuration timing can be different to support the specific needs of the application loaded into the FPGA. 1.

Subtract additional printed circuit board routing delay as required by the application. 2.

#### Table 55: Configuration Timing Requirements for Attached Parallel NOR BPI Flash

Symbol	Description	Requirement	Units
T <sub>CE</sub> (t <sub>ELQV</sub> )	Parallel NOR Flash PROM chip-select time	T <sub>CE</sub> ≤ T <sub>INITADDR</sub>	ns
T <sub>OE</sub> (t <sub>GLQV</sub> )	Parallel NOR Flash PROM output-enable time	T <sub>OE</sub> ≤ T <sub>INITADDR</sub>	ns
T <sub>ACC</sub> (t <sub>AVQV</sub> )	Parallel NOR Flash PROM read access time	$T_{ACC} \leq 50\% T_{CCLKn(min)} - T_{CCO} - T_{DCC} - PCB$	ns
T <sub>BYTE</sub> (t <sub>FLQV</sub> , t <sub>FHQV</sub> )	For x8/x16 PROMs only: BYTE# to output valid time <sup>(3)</sup>	T <sub>BYTE</sub> ≤ T <sub>INITADDR</sub>	ns

Notes:

1. These requirements are for successful FPGA configuration in BPI mode, where the FPGA generates the CCLK signal. The post-configuration timing can be different to support the specific needs of the application loaded into the FPGA.

- 2. Subtract additional printed circuit board routing delay as required by the application.
- 3. The initial BYTE# timing can be extended using an external, appropriately sized pull-down resistor on the FPGA's LDC2 pin. The resistor value also depends on whether the FPGA's PUDC\_B pin is High or Low.

## IEEE 1149.1/1532 JTAG Test Access Port Timing





Table	56:	Timing	for	the	<b>JTAG</b>	Test	Access	Port

			All S Gra	peed des	
Symbol		Min	Max	Units	
Clock-to-	Output Times				
T <sub>TCKTDO</sub>	The time from the falling transition on t	he TCK pin to data appearing at the TDO pin	1.0	11.0	ns
Setup Tin	nes				
T <sub>TDITCK</sub>	The time from the setup of data at the	All devices and functions except those shown below	7.0	-	ns
	TCK pin	Boundary scan commands (INTEST, EXTEST, SAMPLE) on XC3S700A and XC3S1400A FPGAs	11.0		
T <sub>TMSTCK</sub>	The time from the setup of a logic level at the TMS pin to the rising transition at the TCK pin		7.0	-	ns
Hold Tim	es				
T <sub>TCKTDI</sub>	he time from the rising transition at All functions except those shown below		0	-	ns
	last held at the TDI pin	Configuration commands (CFG_IN, ISC_PROGRAM)			
T <sub>TCKTMS</sub>	The time from the rising transition at the TMS pin	e TCK pin to the point when a logic level is last held at the	0	-	ns
Clock Tin	ning				
T <sub>CCH</sub>	The High pulse width at the TCK pin	All functions except ISC_DNA command	5	-	ns
T <sub>CCL</sub>	The Low pulse width at the TCK pin		5	_	ns
T <sub>CCHDNA</sub>	The High pulse width at the TCK pin	During ISC_DNA command	10	10,000	ns
T <sub>CCLDNA</sub>	The Low pulse width at the TCK pin		10	10,000	ns
F <sub>TCK</sub>	Frequency of the TCK signal	All operations on XC3S50A, XC3S200A, and XC3S400A FPGAs and for BYPASS or HIGHZ instructions on all FPGAs	0	33	MHz
		All operations on XC3S700A and XC3S1400A FPGAs, except for BYPASS or HIGHZ instructions		20	

#### Notes:

- 1. The numbers in this table are based on the operating conditions set forth in Table 8.
- 2. For details on JTAG see Chapter 9 "JTAG Configuration Mode and Boundary-Scan" in <u>UG332</u> Spartan-3 Generation Configuration User Guide.

# TQ144: 144-lead Thin Quad Flat Package

The XC3S50A is available in the 144-lead thin quad flat package, TQ144.

Table 66 lists all the package pins. They are sorted by bank number and then by pin name. Pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type, as defined earlier.

The XC3S50A does not support the address output pins for the Byte-wide Peripheral Interface (BPI) configuration mode.

An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at

www.xilinx.com/support/documentation/data\_sheets/ s3a\_pin.zip.

## **Pinout Table**

Table 66:	Spartan-3A TQ144 Pinout		
Bank	Pin Name	Pin	Туре
0	IO_0	P142	I/O
0	IO_L01N_0	P111	I/O
0	IO_L01P_0	P110	I/O
0	IO_L02N_0	P113	I/O
0	IO_L02P_0/VREF_0	P112	VREF
0	IO_L03N_0	P117	I/O
0	IO_L03P_0	P115	I/O
0	IO_L04N_0	P116	I/O
0	IO_L04P_0	P114	I/O
0	IO_L05N_0	P121	I/O
0	IO_L05P_0	P120	I/O
0	IO_L06N_0/GCLK5	P126	GCLK
0	IO_L06P_0/GCLK4	P124	GCLK
0	IO_L07N_0/GCLK7	P127	GCLK
0	IO_L07P_0/GCLK6	P125	GCLK
0	IO_L08N_0/GCLK9	P131	GCLK
0	IO_L08P_0/GCLK8	P129	GCLK
0	IO_L09N_0/GCLK11	P132	GCLK
0	IO_L09P_0/GCLK10	P130	GCLK
0	IO_L10N_0	P135	I/O
0	IO_L10P_0	P134	I/O
0	IO_L11N_0	P139	I/O
0	IO_L11P_0	P138	I/O
0	IO_L12N_0/PUDC_B	P143	DUAL
0	IO_L12P_0/VREF_0	P141	VREF
0	IP_0	P140	INPUT

#### Table 66: Spartan-3A TQ144 Pinout(Continued)

Bank	Pin Name	Pin	Туре
0	IP_0/VREF_0	P123	VREF
0	VCCO_0	P119	VCCO
0	VCCO_0	P136	VCCO
1	IO_1	P79	I/O
1	IO_L01N_1/LDC2	P78	DUAL
1	IO_L01P_1/HDC	P76	DUAL
1	IO_L02N_1/LDC0	P77	DUAL
1	IO_L02P_1/LDC1	P75	DUAL
1	IO_L03N_1	P84	I/O
1	IO_L03P_1	P82	I/O
1	IO_L04N_1/RHCLK1	P85	RHCLK
1	IO_L04P_1/RHCLK0	P83	RHCLK
1	IO_L05N_1/TRDY1/RHCLK3	P88	RHCLK
1	IO_L05P_1/RHCLK2	P87	RHCLK
1	IO_L06N_1/RHCLK5	P92	RHCLK
1	IO_L06P_1/RHCLK4	P90	RHCLK
1	IO_L07N_1/RHCLK7	P93	RHCLK
1	IO_L07P_1/IRDY1/RHCLK6	P91	RHCLK
1	IO_L08N_1	P98	I/O
1	IO_L08P_1	P96	I/O
1	IO_L09N_1	P101	I/O
1	IO_L09P_1	P99	I/O
1	IO_L10N_1	P104	I/O
1	IO_L10P_1	P102	I/O
1	IO_L11N_1	P105	I/O
1	IO_L11P_1	P103	I/O
1	IP_1/VREF_1	P80	VREF
1	IP_1/VREF_1	P97	VREF
1	VCCO_1	P86	VCCO
1	VCCO_1	P95	VCCO
2	IO_2/MOSI/CSI_B	P62	DUAL
2	IO_L01N_2/M0	P38	DUAL
2	IO_L01P_2/M1	P37	DUAL
2	IO_L02N_2/CSO_B	P41	DUAL
2	IO_L02P_2/M2	P39	DUAL
2	IO_L03N_2/VS1	P44	DUAL
2	IO_L03P_2/RDWR_B	P42	DUAL
2	IO_L04N_2/VS0	P45	DUAL
2	IO_L04P_2/VS2	P43	DUAL
2	IO_L05N_2/D7	P48	DUAL

www.xilinx.com

#### Table 69: Spartan-3A FT256 Pinout (XC3S700A,

Bank	XC3S700A XC3S1400A	FT256 Ball	Туре
1	IO_L20P_1/A18	E14	DUAL
1	IO_L22N_1/A21	D15	DUAL
1	IO_L22P_1/A20	D16	DUAL
1	IO_L23N_1/A23	D14	DUAL
1	IO_L23P_1/A22	E13	DUAL
1	IO_L24N_1/A25	C15	DUAL
1	IO_L24P_1/A24	C16	DUAL
1	IP_1/VREF_1	H12	VREF
1	IP_1/VREF_1	J14	VREF
1	IP_1/VREF_1	M13	VREF
1	IP_1/VREF_1	M14	VREF
1	VCCO_1	E15	VCCO
1	VCCO_1	J15	VCCO
1	VCCO_1	N15	VCCO
2	IO_L01N_2/M0	P4	DUAL
2	IO_L01P_2/M1	N4	DUAL
2	IO_L02N_2/CSO_B	T2	DUAL
2	IO_L02P_2/M2	R2	DUAL
2	IO_L03N_2/VS2	Т3	DUAL
2	IO_L03P_2/RDWR_B	R3	DUAL
2	IO_L04N_2/VS0	P5	DUAL
2	IO_L04P_2/VS1	N6	DUAL
2	IO_L05N_2	R5	I/O
2	IO_L05P_2	T4	I/O
2	IO_L06N_2/D6	Т6	DUAL
2	IO_L06P_2/D7	T5	DUAL
2	IO_L08N_2/D4	N8	DUAL
2	IO_L08P_2/D5	P7	DUAL
2	IO_L09N_2/GCLK13	T7	GCLK
2	IO_L09P_2/GCLK12	R7	GCLK
2	IO_L10N_2/GCLK15	Т8	GCLK
2	IO_L10P_2/GCLK14	P8	GCLK
2	IO_L11N_2/GCLK1	P9	GCLK
2	IO_L11P_2/GCLK0	N9	GCLK
2	IO_L12N_2/GCLK3	Т9	GCLK
2	IO_L12P_2/GCLK2	R9	GCLK
2	IO_L14N_2/MOSI/CSI_B	P10	DUAL
2	IO_L14P_2	T10	I/O
2	IO_L15N_2/DOUT	R11	DUAL
2	IO_L15P_2/AWAKE	T11	PWRMGT

#### Table 69: Spartan-3A FT256 Pinout (XC3S700A,

Bank	XC3S700A XC3S1400A	FT256 Ball	Туре
2	IO_L16N_2	N11	I/O
2	IO_L16P_2	P11	I/O
2	IO_L17N_2/D3	P12	DUAL
2	IO_L17P_2/INIT_B	T12	DUAL
2	IO_L18N_2/D1	R13	DUAL
2	IO_L18P_2/D2	T13	DUAL
2	IO_L19N_2	P13	I/O
2	IO_L19P_2	N12	I/O
2	IO_L20N_2/CCLK	R14	DUAL
2	IO_L20P_2/D0/DIN/MISO	T14	DUAL
2	IP_2/VREF_2	M11	VREF
2	IP_2/VREF_2	M7	VREF
2	IP_2/VREF_2	M9	VREF
2	IP_2/VREF_2	N5	VREF
2	IP_2/VREF_2	P6	VREF
2	VCCO_2	R12	VCCO
2	VCCO_2	R4	VCCO
2	VCCO_2	R8	VCCO
3	IO_L01N_3	C1	I/O
3	IO_L01P_3	C2	I/O
3	IO_L02N_3	D3	I/O
3	IO_L02P_3	D4	I/O
3	IO_L03N_3	E1	I/O
3	IO_L03P_3	D1	I/O
3	IO_L04N_3	F4	I/O
3	IO_L04P_3	E4	I/O
3	IO_L05N_3	E2	I/O
3	IO_L05P_3	E3	I/O
3	IO_L07N_3	G3	I/O
3	IO_L07P_3	F3	I/O
3	IO_L08N_3/VREF_3	G1	VREF
3	IO_L08P_3	F1	I/O
3	IO_L11N_3/LHCLK1	H1	LHCLK
3	IO_L11P_3/LHCLK0	G2	LHCLK
3	IO_L12N_3/IRDY2/LHCLK3	J3	LHCLK
3	IO_L12P_3/LHCLK2	H3	LHCLK
3	IO_L14N_3/LHCLK5	J1	LHCLK
3	IO_L14P_3/LHCLK4	J2	LHCLK
3	IO_L15N_3/LHCLK7	K1	LHCLK
3	IO_L15P_3/TRDY2/LHCLK6	K3	LHCLK

Table 69: Spartan-3A FT256 Pinout (XC3S700A,

Bank	XC3S700A XC3S1400A	FT256 Ball	Туре
VCCAUX	VCCAUX	F5	VCCAUX
VCCAUX	VCCAUX	H14	VCCAUX
VCCAUX	VCCAUX	H4	VCCAUX
VCCAUX	VCCAUX	L12	VCCAUX
VCCAUX	VCCAUX	L5	VCCAUX
VCCAUX	VCCAUX	M10	VCCAUX
VCCAUX	VCCAUX	M6	VCCAUX
VCCINT	VCCINT	F10	VCCINT
VCCINT	VCCINT	G11	VCCINT
VCCINT	VCCINT	G7	VCCINT
VCCINT	VCCINT	G9	VCCINT
VCCINT	VCCINT	H10	VCCINT
VCCINT	VCCINT	H6	VCCINT
VCCINT	VCCINT	H8	VCCINT
VCCINT	VCCINT	J11	VCCINT
VCCINT	VCCINT	J7	VCCINT
VCCINT	VCCINT	J9	VCCINT
VCCINT	VCCINT	K10	VCCINT
VCCINT	VCCINT	K6	VCCINT
VCCINT	VCCINT	K8	VCCINT
VCCINT	VCCINT	L7	VCCINT
VCCINT	VCCINT	L9	VCCINT

## Differences Between XC3S200A/XC3S400A and XC3S700A/XC3S1400A

The XC3S700A and XC3S1400A FPGAs have several additional power and ground pins as compared to the XC3S200A and XC3S400A. Table 76 summarizes all the differences. All dedicated and dual-purpose configuration pins are in the same location.

# Table 76: Differences Between XC3S200A/XC3S400A and XC3S700A/XC3S1400A and XC3S700A/XC3S1400A and According to the second se

FT256	Bank	XC3S20 XC3S40	00A 00A	XC3S700A XC3S1400A	
Dall		Pin Name	Туре	Pin Name	Туре
F8	0	IO_L14P_0	I/O	GND	GND
D11	0	IO_L03N_0	I/O	IO_L06P_0	I/O
D10	0	IO_L06P_0	I/O	IO_L06N_0/ VREF_0	VREF
F7	0	IP_0	INPUT	GND	GND
F9	0	IP_0	INPUT	GND	GND
D12	0	IP_0	INPUT	IO_L03N_0	I/O
E9	0	IP_0/ VREF_0	INPUT	IO_L14P_0	I/O
D6	0	IP_0	INPUT	VCCAUX	VCCAUX
F10	0	IP_0	INPUT	VCCINT	VCCINT
E10	0	IO_L06N_0/ VREF_0	VREF	GND	GND
M13	1	IO_L05P_1	I/O	IP_1/ VREF_1	VREF
F11	1	IP_L25N_1	INPUT	GND	GND
H11	1	IP_L13N_1	INPUT	GND	GND
K11	1	IP_L04P_1	INPUT	GND	GND
G11	1	IP_L21N_1	INPUT	VCCINT	VCCINT
H10	1	IP_L13P_1	INPUT	VCCINT	VCCINT
J11	1	IP_L09N_1	INPUT	VCCINT	VCCINT
H14	1	IO_L14N_1/ RHCLK5	RHCLK	VCCAUX	VCCAUX
J14	1	IO_L14P_1/ RHCLK4	RHCLK	IP_1/ VREF_1	VREF
H12	1	VCCO_1	vcco	IP_1/ VREF_1	VREF
G12	1	IP_L21P_1/ VREF_1	VREF	GND	GND
J10	1	IP_L09P_1/ VREF_1	VREF	GND	GND
K12	1	IP_L04N_1/ VREF_1	VREF	GND	GND
F12	1	IP_L25P_1/ VREF_1	VREF	VCCAUX	VCCAUX
M14	1	IO_L05N_1/ VREF_1	VREF	IP_1/ VREF_1	VREF
N7	2	IO_L07P_2	I/O	GND	GND

 Table
 76:
 Differences
 Between
 XC3S200A/XC3S400A

 and
 XC3S700A/XC3S1400A
 (Continued)

FT256	Bank	XC3S20 XC3S40	A 00 A 00	XC3S700A XC3S1400A	
Dall		Pin Name	Туре	Pin Name	Туре
N10	2	IO_L13P_2	I/O	GND	GND
M10	2	IO_L13N_2	I/O	VCCAUX	VCCAUX
P6	2	IO_L07N_2	I/O	IP_2/ VREF_2	VREF
L8	2	IP_2	INPUT	GND	GND
L7	2	IP_2	INPUT	VCCINT	VCCINT
M9	2	VCCO_2	vcco	IP_2/ VREF_2	VREF
L10	2	IP_2/ VREF_2	VREF	GND	GND
M8	2	IP_2/ VREF_2	VREF	GND	GND
L9	2	IP_2/ VREF_2	VREF	VCCINT	VCCINT
H5	3	IO_L10N_3	I/O	GND	GND
J6	3	IO_L17N_3	I/O	GND	GND
G3	3	IO_L09P_3	I/O	IO_L07N_3	I/O
J4	3	IO_L17P_3	I/O	IP_3	IP
H4	3	IO_L09N_3	I/O	VCCAUX	VCCAUX
H6	3	IO_L10P_3	I/O	VCCINT	VCCINT
N2	3	IO_L22P_3	I/O	IO_L22P_3/ VREF_3	VREF
G4	3	IO_L07N_3	I/O	IP_3/ VREF_3	VREF
G6	3	IP_L06P_3	INPUT	GND	GND
H7	3	IP_L13P_3	INPUT	GND	GND
K5	3	IP_L21P_3	INPUT	GND	GND
E4	3	IP_L04P_3	INPUT	IO_L04P_3	I/O
L5	3	IP_L25P_3	INPUT	VCCAUX	VCCAUX
J7	3	IP_L13N_3	INPUT	VCCINT	VCCINT
K6	3	IP_L21N_3	INPUT	VCCINT	VCCINT
J5	3	VCCO_3	VCCO	IP_3/ VREF_3	VREF
G5	3	IP_L06N_3/ VREF_3	VREF	GND	GND
L6	3	IP_L25N_3/ VREF_3	VREF	GND	GND
F4	3	IP_L04N_3/ VREF_3	VREF	IO_L04N_3	I/O

## Table 77: Spartan-3A FG320 Pinout(Continued)

		FG320	<b>,</b>	]	
Bank	Pin Name	Ball	Туре	Ban	k
0	IP_0	F12	INPUT	1	10_L2
0	IP_0	G7	INPUT	1	IO_L2
0	IP_0	G8	INPUT	1	10_L2
0	IP_0	G9	INPUT	1	10_L2
0	IP_0	G11	INPUT	1	10_L2
0	IP_0/VREF_0	E10	VREF	1	10_L2
0	VCCO_0	B5	VCCO	1	10_L2
0	VCCO_0	B14	VCCO	1	10_L2
0	VCCO_0	D11	VCCO	1	10_L2
0	VCCO_0	E8	VCCO	1	10_L2
1	IO_L01N_1/LDC2	T17	DUAL	1	10_L2
1	IO_L01P_1/HDC	R16	DUAL	1	10_L2
1	IO_L02N_1/LDC0	U18	DUAL	1	IO_L2
1	IO_L02P_1/LDC1	U17	DUAL	1	IO_L2
1	IO_L03N_1/A1	R17	DUAL	1	IO_L3
1	IO_L03P_1/A0	T18	DUAL	1	IO_L3
1	IO_L05N_1	N16	I/O	1	IO_L3
1	IO_L05P_1	P16	I/O	1	IO_L3
1	IO_L06N_1	M14	I/O	1	IP_L0
1	IO_L06P_1	N15	I/O	1	IP_L0
1	IO_L07N_1/VREF_1	P18	VREF	1	IP_L0
1	IO_L07P_1	R18	I/O	1	IP_L0
1	IO_L09N_1/A3	M17	DUAL	1	IP_L1
1	IO_L09P_1/A2	M16	DUAL	1	IP_L1
1	IO_L10N_1/A5	N18	DUAL	1	IP_L1
1	IO_L10P_1/A4	N17	DUAL	1	IP_L1
1	IO_L11N_1/A7	L12	DUAL	1	IP_L2
1	IO_L11P_1/A6	L13	DUAL	1	IP_L2
1	IO_L13N_1/A9	K16	DUAL	1	IP_L2
1	IO_L13P_1/A8	L17	DUAL	1	IP_L2
1	IO_L14N_1/RHCLK1	K17	RHCLK	1	IP_L2
1	IO_L14P_1/RHCLK0	L18	RHCLK	1	IP_L2
1	IO_L15N_1/TRDY1/RHCLK3	J17	RHCLK	1	IP_L3
1	IO_L15P_1/RHCLK2	K18	RHCLK	1	IP_L3
1	IO_L17N_1/RHCLK5	K15	RHCLK	1	VCCC
1	IO_L17P_1/RHCLK4	J16	RHCLK	1	VCCC
1	IO_L18N_1/RHCLK7	H17	RHCLK	1	VCCC
1	IO_L18P_1/IRDY1/RHCLK6	H18	RHCLK	1	VCCC
1	IO_L19N_1/A11	G16	DUAL	2	IO_L0
1	IO_L19P_1/A10	H16	DUAL	2	IO_L0
1		÷		· · · · · · · · · · · · · · · · · · ·	1

I ADIE //. Spariali-SA I GSZU FILIUULICUILLIUCU
---

Bank	Pin Name	FG320 Ball	Туре
1	IO_L21N_1	F17	I/O
1	IO_L21P_1	G17	I/O
1	IO_L22N_1/A13	E18	DUAL
1	IO_L22P_1/A12	F18	DUAL
1	IO_L23N_1/A15	H15	DUAL
1	IO_L23P_1/A14	J14	DUAL
1	IO_L25N_1	D17	I/O
1	IO_L25P_1	D18	I/O
1	IO_L26N_1/A17	E16	DUAL
1	IO_L26P_1/A16	F16	DUAL
1	IO_L27N_1/A19	F15	DUAL
1	IO_L27P_1/A18	G15	DUAL
1	IO_L29N_1/A21	E15	DUAL
1	IO_L29P_1/A20	D16	DUAL
1	IO_L30N_1/A23	B18	DUAL
1	IO_L30P_1/A22	C18	DUAL
1	IO_L31N_1/A25	B17	DUAL
1	IO_L31P_1/A24	C17	DUAL
1	IP_L04N_1/VREF_1	N14	VREF
1	IP_L04P_1	P15	INPUT
1	IP_L08N_1/VREF_1	L14	VREF
1	IP_L08P_1	M13	INPUT
1	IP_L12N_1	L16	INPUT
1	IP_L12P_1/VREF_1	M15	VREF
1	IP_L16N_1	K14	INPUT
1	IP_L16P_1	K13	INPUT
1	IP_L20N_1	J13	INPUT
1	IP_L20P_1/VREF_1	K12	VREF
1	IP_L24N_1	G14	INPUT
1	IP_L24P_1	H13	INPUT
1	IP_L28N_1	G13	INPUT
1	IP_L28P_1/VREF_1	H12	VREF
1	IP_L32N_1	F13	INPUT
1	IP_L32P_1/VREF_1	F14	VREF
1	VCCO_1	E17	VCCO
1	VCCO_1	H14	VCCO
1	VCCO_1	L15	VCCO
1	VCCO_1	P17	VCCO
2	IO_L01N_2/M0	U3	DUAL
2	IO_L01P_2/M1	Т3	DUAL

#### Table 81: Spartan-3A FG400 Pinout(Continued)

Туре

GND

GND

GND GND

GND GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND GND

PWR

MGMT

CONFIG

CONFIG

JTAG

JTAG

#### Table 81: Spartan-3A FG400 Pinout(Continued)

Banl	k Pin Name	FG400 Ball	Туре		Bank	Pin Name	FG400 Ball
3	IO_L34P_3	U1	I/O		GND	GND	E12
3	IO_L36N_3	T4	I/O	1	GND	GND	F15
3	IO_L36P_3	R5	I/O	1	GND	GND	G2
3	IO_L37N_3	V2	I/O	1	GND	GND	G19
3	IO_L37P_3	V1	I/O	1	GND	GND	H8
3	IO_L38N_3	W2	I/O	1	GND	GND	H13
3	IO_L38P_3	W1	I/O	1	GND	GND	J9
3	IP_3	H7	INPUT	1	GND	GND	J11
3	IP_L04N_3/VREF_3	G6	VREF		GND	GND	K1
3	IP_L04P_3	G7	INPUT	1	GND	GND	K10
3	IP_L11N_3/VREF_3	J7	VREF	1	GND	GND	K12
3	IP_L11P_3	J8	INPUT		GND	GND	K17
3	IP_L15N_3	K7	INPUT		GND	GND	L4
3	IP_L15P_3	K8	INPUT	1	GND	GND	L9
3	IP_L19N_3	K5	INPUT	1	GND	GND	L11
3	IP_L19P_3	K6	INPUT	1	GND	GND	L20
3	IP_L23N_3	L6	INPUT	1	GND	GND	M10
3	IP_L23P_3	L7	INPUT	1	GND	GND	M12
3	IP_L27N_3	M7	INPUT	1	GND	GND	N8
3	IP_L27P_3	M8	INPUT	1	GND	GND	N11
3	IP_L31N_3	N7	INPUT	1	GND	GND	N13
3	IP_L31P_3	M6	INPUT	1	GND	GND	P2
3	IP_L35N_3	N6	INPUT	1	GND	GND	P19
3	IP_L35P_3	P5	INPUT	1	GND	GND	R6
3	IP_L39N_3/VREF_3	P7	VREF	1	GND	GND	R9
3	IP_L39P_3	P6	INPUT	1	GND	GND	T16
3	VCCO_3	E2	VCCO	1	GND	GND	U12
3	VCCO_3	H5	VCCO	1	GND	GND	V3
3	VCCO_3	L2	VCCO	1	GND	GND	V18
3	VCCO_3	N5	VCCO	1	GND	GND	W7
3	VCCO_3	U2	VCCO	1	GND	GND	W15
GND	GND GND	A1	GND		GND	GND	Y1
GND	GND GND	A11	GND	1	GND	GND	Y10
GND	GND GND	A20	GND	1	GND	GND	Y20
GND	GND	B6	GND	1	VCCAUX	SUSPEND	R15
GND	GND GND	B14	GND	1	VOONIN		
GND	GND GND	C3	GND	1	VCCAUX	DONE	W19
GND	GND GND	C18	GND	1	VCCAUX	PRUG_B	D5
GND	GND	D9	GND	1	VCCAUX	TDI	A19
GNE	GND GND	E5	GND		VUCAUX	וטו	F5

## Table 83: Spartan-3A FG484 Pinout(Continued)

Table 83	3: <b>Sp</b>	artan-3A	FG484	Pinout	(Continued)
----------	--------------	----------	-------	--------	-------------

Bank	Pin Name	FG484 Ball	Туре
2	VCCO_2	AA18	VCCO
2	VCCO_2	AA5	VCCO
2	VCCO_2	AA9	VCCO
2	VCCO_2	U14	VCCO
2	VCCO_2	U9	VCCO
3	IO_L01N_3	D2	I/O
3	IO_L01P_3	C1	I/O
3	IO_L02N_3	C2	I/O
3	IO_L02P_3	B1	I/O
3	IO_L03N_3	E4	I/O
3	IO_L03P_3	D3	I/O
3	IO_L05N_3	G5	I/O
3	IO_L05P_3	G6	I/O
3	IO_L06N_3	E1	I/O
3	IO_L06P_3	D1	I/O
3	IO_L07N_3	E3	I/O
3	IO_L07P_3	F4	I/O
3	IO_L08N_3	G4	I/O
3	IO_L08P_3	F3	I/O
3	IO_L09N_3	H6	I/O
3	IO_L09P_3	H5	I/O
3	IO_L10N_3	J5	I/O
3	IO_L10P_3	K6	I/O
3	IO_L12N_3	F1	I/O
3	IO_L12P_3	F2	I/O
3	IO_L13N_3	G1	I/O
3	IO_L13P_3	G3	I/O
3	IO_L14N_3	НЗ	I/O
3	IO_L14P_3	H4	I/O
3	IO_L16N_3	H1	I/O
3	IO_L16P_3	H2	I/O
3	IO_L17N_3/VREF_3	J1	VREF
3	IO_L17P_3	JЗ	I/O
3	IO_L18N_3	K4	I/O
3	IO_L18P_3	K5	I/O
3	IO_L20N_3	K2	I/O
3	IO_L20P_3	КЗ	I/O
3	IO_L21N_3/LHCLK1	L3	LHCLK
3	IO_L21P_3/LHCLK0	L5	LHCLK
3	IO_L22N_3/IRDY2/LHCLK3	L1	LHCLK

Bank	Pin Name	FG484 Ball	Туре
3	IO_L22P_3/LHCLK2	K1	LHCLK
3	IO_L24N_3/LHCLK5	M2	LHCLK
3	IO_L24P_3/LHCLK4	M1	LHCLK
3	IO_L25N_3/LHCLK7	M4	LHCLK
3	IO_L25P_3/TRDY2/LHCLK6	MЗ	LHCLK
3	IO_L26N_3	N3	I/O
3	IO_L26P_3/VREF_3	N1	VREF
3	IO_L28N_3	P2	I/O
3	IO_L28P_3	P1	I/O
3	IO_L29N_3	P5	I/O
3	IO_L29P_3	P3	I/O
3	IO_L30N_3	N4	I/O
3	IO_L30P_3	M5	I/O
3	IO_L32N_3	R2	I/O
3	IO_L32P_3	R1	I/O
3	IO_L33N_3	R4	I/O
3	IO_L33P_3	R3	I/O
3	IO_L34N_3	T4	I/O
3	IO_L34P_3	R5	I/O
3	IO_L36N_3	Т3	I/O
3	IO_L36P_3/VREF_3	T1	VREF
3	IO_L37N_3	U2	I/O
3	IO_L37P_3	U1	I/O
3	IO_L38N_3	V3	I/O
3	IO_L38P_3	V1	I/O
3	IO_L40N_3	U5	I/O
3	IO_L40P_3	T5	I/O
3	IO_L41N_3	U4	I/O
3	IO_L41P_3	U3	I/O
3	IO_L42N_3	W2	I/O
3	IO_L42P_3	W1	I/O
3	IO_L43N_3	W3	I/O
3	IO_L43P_3	V4	I/O
3	IO_L44N_3	Y2	I/O
3	IO_L44P_3	Y1	I/O
3	IO_L45N_3	AA2	I/O
3	IO_L45P_3	AA1	I/O
3	IP_3/VREF_3	J8	VREF
3	IP_3/VREF_3	R6	VREF
3	IP_L04N_3/VREF_3	H7	VREF