



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	I ² C, SCI
Peripherals	LVD, POR, PWM, Temp Sensor
Number of I/O	31
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc908sr12cfa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MC68HC908SR12 MC68HC08SR12

Data Sheet

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://www.freescale.com

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc., 2004

MC68HC908SR12•MC68HC08SR12 — Rev. 5.0



Table of Contents

12.3 Features	205
12.4 Functional Description	206
12.5 Timebase Register Description	207
12.6 Interrupts	208
12.7 Low-Power Modes12.7.1 Wait Mode12.7.2 Stop Mode	209
Section 13. Pulse Width Modulator (PWM)	
13.1 Contents	211
13.2 Introduction	211
13.3 Features	212
13.4 PWM Period and Resolution	214
13.5 PWM Automatic Phase Control	215
13.6 Low-Power Modes	216
13.7 Wait Mode	216
13.8 Stop Mode	216
13.9 I/O Signals	217
13.10 I/O Registers	217 218 219
Section 14. Analog Module	
14.1 Contents	221
14.2 Introduction	221
14.3 Features	222
14.4 Functional Description	223
MC68HC908SR12•MC68HC08SR12 —	Rev. 5.0

MC68HC908SR12•MC68HC08SR12

Rev.

Ŋ




Figure 1-1. MC68HC908SR12 Block Diagram

Data

Sheet



Data Sheet — MC68HC908SR12•MC68HC08SR12

Section 3. Random-Access Memory (RAM)

3.1 Contents

3.2	Introduction	<u>כ</u>
3.3	Functional Description	31

3.2 Introduction

This section describes the 512 bytes of RAM (random-access memory).

3.3 Functional Description

Addresses \$0060 through \$025F are RAM locations. The location of the stack RAM is programmable. The 16-bit stack pointer allows the stack to be anywhere in the 64K-byte memory space.

NOTE: For correct operation, the stack pointer must point only to RAM locations.

Within page zero are 160 bytes of RAM. Because the location of the stack RAM is programmable, all page zero RAM locations can be used for I/O control and user data or code. When the stack pointer is moved from its reset location at \$00FF out of page zero, direct addressing mode instructions can efficiently access all page zero RAM locations. Page zero RAM, therefore, provides ideal locations for frequently accessed global variables.

Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers.

NOTE: For M6805 compatibility, the H register is not stacked.

MC68HC908SR12•MC68HC08SR12 — Rev. 5.0



FLASH Memory



Data Sheet — MC68HC908SR12•MC68HC08SR12

Section 5. Configuration and Mask Option Registers (CONFIG & MOR)

5.1 Contents

5.2	Introduction
5.3	Functional Description
5.4	Configuration Register 1 (CONFIG1)
5.5	Configuration Register 2 (CONFIG2)
5.6	Mask Option Register (MOR)

5.2 Introduction

This section describes the configuration registers, CONFIG1 and CONFIG2; and the mask option register, MOR.

The configuration registers enable or disable these options:

- Computer operating properly module (COP)
- COP timeout period (2¹⁸ 2⁴ or 2¹³ 2⁴ ICLK cycles)
- Low-voltage inhibit (LVI) module power
- LVI module reset
- LVI module in stop mode
- LVI module voltage trip point selection
- STOP instruction
- Stop mode recovery time (32 ICLK cycles or 4096 ICLK cycles)
- Oscillator (internal, RC, and crystal) during stop mode
- Serial communications interface clock source (CGMXCLK or f_{BUS})
- Current detect output pin

MC68HC908SR12•MC68HC08SR12 — Rev. 5.0



Configuration and Mask Option

STOP_XCLKEN — Crystal Oscillator Stop Mode Enable

STOP_XCLKEN enables the crystal (x-tal) oscillator to continue operating during stop mode. Setting the STOP_XCLKEN bit allows the x-tal oscillator to operate continuously even during stop mode. This is useful for driving the timebase module to allow it to generate periodic wake up while in stop mode. (See Section 8. Clock Generator Module (CGM) and subsection 8.8.2 Stop Mode.) Reset clears this bit.

- 1 = X-tal oscillator enabled to operate during stop mode
- 0 = X-tal oscillator disabled during stop mode

OSCCLK1, OSCCLK0 — Oscillator Output Control Bits

OSCCLK1 and OSCCLK0 select which oscillator output to be driven out as OSCCLK to the timebase module (TBM). Reset clears these two bits.

OSCCLK1	OSCCLK0	Timebase Clock Source
0	0	Internal oscillator (ICLK)
0	1	RC oscillator (RCCLK)
1	0	X-tal oscillator (XTAL)
1	1	Not used

CDOEN — Current-Flow Detect Output Enable

CDOEN enables the port pin PC0/PWM0/CD as the CD output pin for the current detect flag (CDIF) from the analog module. Reset clears the CDOEN bit.

- 1 = PCO/PWMO/CD pin enabled as CD output pin, PTC0 and PWM0 functions are disabled.
- 0 = PTC0/PWM/CD pin disabled as CD output pin, PTC0 or PWM0 functions are available; see 18.5.1 Port C Data Register (PTC).



Table 6-1. Instruction Set Summary (Continued)

Source	Operation	Description			Effec CC				ress	əpc	Operand	es
Form		·		Н	I	N	z	С	Address Mode	Opcode	Ope	Cycles
BCS rel	Branch if Carry Bit Set (Same as BLO)	PC ← (PC) + 2 + rel? (C) = 1	_	-	-	ı	_	-	REL	25	rr	3
BEQ rel	Branch if Equal	PC ← (PC) + 2 + rel? (Z) = 1	_	-	-	ı	_	-	REL	27	rr	3
BGE opr	Branch if Greater Than or Equal To (Signed Operands)	$PC \leftarrow (PC) + 2 + rel? (N \oplus V) = 0$	_	_	-	-	_	_	REL	90	rr	3
BGT opr	Branch if Greater Than (Signed Operands)	$PC \leftarrow (PC) + 2 + rel? (Z) \mid (N \oplus V) = 0$	_	-	_	-	1	-	REL	92	rr	3
BHCC rel	Branch if Half Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel? (H) = 0$	_	-	-	-	_	_	REL	28	rr	3
BHCS rel	Branch if Half Carry Bit Set	PC ← (PC) + 2 + rel? (H) = 1	-	1	-	-	-	-	REL	29	rr	3
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + rel? (C) (Z) = 0$	-	-	_	_	-	-	REL	22	rr	3
BHS rel	Branch if Higher or Same (Same as BCC)	PC ← (PC) + 2 + rel? (C) = 0	_	-	-	-	_	-	REL	24	rr	3
BIH rel	Branch if IRQ Pin High	PC ← (PC) + 2 + rel ? IRQ = 1	_	-	-	ı	_	-	REL	2F	rr	3
BIL rel	Branch if IRQ Pin Low	PC ← (PC) + 2 + rel ? IRQ = 0	_	-	-	ı	_	-	REL	2E	rr	3
BIT #opr BIT opr BIT opr,X BIT opr,X BIT,X BIT opr,SP BIT opr,SP	Bit Test	(A) & (M)	0	_	_	\$	\$	_	IMM DIR EXT IX2 IX1 IX SP1 SP2	A5 B5 C5 D5 E5 F5 9EE5 9ED5	ii dd hh II ee ff ff ff ee ff	2 3 4 4 3 2 4 5
BLE opr	Branch if Less Than or Equal To (Signed Operands)	$PC \leftarrow (PC) + 2 + rel?(Z) (N \oplus V) = 1$	_	-	-	-	_	-	REL	93	rr	3
BLO rel	Branch if Lower (Same as BCS)	PC ← (PC) + 2 + rel? (C) = 1	_	_	_	_	_	_	REL	25	rr	3
BLS rel	Branch if Lower or Same	PC ← (PC) + 2 + rel? (C) (Z) = 1	_	_	_	_	_	_	REL	23	rr	3
BLT opr	Branch if Less Than (Signed Operands)	PC ← (PC) + 2 + rel? (N ⊕ V) =1	_	_	_	_	_	_	REL	91	rr	3
BMC rel	Branch if Interrupt Mask Clear	PC ← (PC) + 2 + rel? (I) = 0	-	1	-	1	-	-	REL	2C	rr	3
BMI rel	Branch if Minus	$PC \leftarrow (PC) + 2 + rel? (N) = 1$	_	-	-	_	_	-	REL	2B	rr	3
BMS rel	Branch if Interrupt Mask Set	PC ← (PC) + 2 + rel? (I) = 1	_	_	_	_	_	_	REL	2D	rr	3
BNE rel	Branch if Not Equal	$PC \leftarrow (PC) + 2 + rel? (Z) = 0$	_	-	_	_	-	-	REL	26	rr	3
BPL rel	Branch if Plus	$PC \leftarrow (PC) + 2 + rel? (N) = 0$	-	_	_	_	-	-	REL	2A	rr	3
BRA rel	Branch Always	PC ← (PC) + 2 + <i>rel</i>	-	-	_	_	-	-	REL	20	rr	3

MC68HC908SR12•MC68HC08SR12 — Rev. 5.0




8.4.9 CGM External Connections

In its typical configuration, the CGM requires up to four external components.

Figure 8-3 shows the external components for the PLL:

- Bypass capacitor, C_{BYP}
- Filter network

Care should be taken with PCB routing in order to minimize signal cross talk and noise. (See **8.9 Acquisition/Lock Time Specifications** for routing information, filter network and its effects on PLL performance.)



Note: Filter network in box can be replaced with a $0.47 \mu F$ capacitor, but will degrade stability.


Figure 8-3. CGM External Connections

8.5 I/O Signals

The following paragraphs describe the CGM I/O signals.



System Integration Module (SIM)



NOTE: EXITSTOPWAIT = RST pin OR CPU interrupt OR break interrupt

Figure 9-16. Wait Recovery from Interrupt or Break




Figure 9-17. Wait Recovery from Internal Reset

9.7.2 Stop Mode

In stop mode, the SIM counter is reset and the system clocks are disabled. An interrupt request from a module can cause an exit from stop mode. Stacking for interrupts begins after the selected stop recovery time has elapsed. Reset or break also causes an exit from stop mode.

The SIM disables the clock generator module output (CGMOUT) in stop mode, stopping the CPU and peripherals. Stop recovery time is selectable using the SSREC bit in the configuration register 1 (CONFIG1). If SSREC is set, stop recovery is reduced from the normal delay of 4096 ICLK cycles down to 32. This is ideal for applications using canned oscillators that do not require long start-up times from stop mode.

NOTE: External crystal applications should use the full stop recovery time by clearing the SSREC bit.

Data Sheet

MC68HC908SR12•MC68HC08SR12 — Rev. 5.0



Monitor ROM (MON)

The MCU executes the SWI and PSHH instructions when it enters monitor mode. The RUN command tells the MCU to execute the PULH and RTI instructions. Before sending the RUN command, the host can modify the stacked CPU registers to prepare to run the host program. The READSP command returns the incremented stack pointer value, SP + 1. The high and low bytes of the program counter are at addresses SP + 5 and SP + 6.




Figure 10-7. Stack Pointer at Monitor Mode Entry

10.5 Security

A security feature discourages unauthorized reading of FLASH locations while in monitor mode. The host can bypass the security feature at monitor mode entry by sending eight security bytes that match the bytes at locations \$FFF6—\$FFFD. Locations \$FFF6—\$FFFD contain user-defined data.

NOTE:

Do not leave locations \$FFF6-\$FFFD blank. For security reasons, program locations \$FFF6-\$FFFD even if they are not used for vectors.

During monitor mode entry, the MCU waits after the power-on reset for the host to send the eight security bytes on pin PTA0. If the received bytes match those at locations \$FFF6—\$FFFD, the host bypasses the security feature and can read all FLASH locations and execute code from FLASH. Security remains bypassed until a power-on reset occurs. If the reset was not a power-on reset, security remains bypassed and security code entry is not required. (See **Figure 10-8**.)

Data Sheet

MC68HC908SR12•MC68HC08SR12 — Rev. 5.0



Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
		Read:	TOF	TOLE	TOTOD	0	0	D00	D04	DOG
\$0020	Timer 1 Status and Control Register (T1SC)	Write:	0	TOIE	TSTOP	TRST		PS2	PS1	PS0
	ingioni (i i o o)	Reset:	0	0	1	0	0	0	0	0
		Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$0021	Timer 1 Counter Register High (T1CNTH)	Write:								
		Reset:	0	0	0	0	0	0	0	0
		Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$0022	Timer 1 Counter Register Low (T1CNTL)	Write:								
		Reset:	0	0	0	0	0	0	0	0
		Read:	D:: 4 C	4.4	10	10	44	10	0	D:+ 0
\$0023	Timer 1 Counter Modulo Register High (T1MODH)	Write:	Bit 15	14	13	12	11	10	9	Bit 8
		Reset:	1	1	1	1	1	1	1	1
		Read:	D:4 7		_	4	0	0	4	Dit 0
\$0024	Timer 1 Counter Modulo Register Low (T1MODL)	Write:	Bit 7	6	5	4	3	2	1	Bit 0
	Register Low (T IMODL)	Reset:	1	1	1	1	1	1	1	1
	Timer 1 Channel 0 Status	Read:	CH0F	CH0IE	MS0B	MS0A	ELS0B	ELS0A	TOV0	CH0MAX
\$0025	and Control Register	Write:	0	CHUIE	IVIOUD	IVISUA	ELOUD	ELSUA	1000	CHUWAX
	(T1SC0)	Reset:	0	0	0	0	0	0	0	0
		Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$0026	Timer 1 Channel 0 Register High (T1CH0H)	Write:	כו וום	14	13	12	11	10	Э	DIL 0
	J J (, ,	Reset:				Indetermina	te after rese	İ		
		Read:	Bit 7	6	5	4	3	2	4	Bit 0
\$0027	Timer 1 Channel 0 Register Low (T1CH0L)	Write:	DIL /	6	5	4	3	2	1	DIL U
	3 (,	Reset:				Indetermina	te after rese			
	Timer 1 Channel 1 Status	Read:	CH1F	CUTIE	0	MC1A	EI C1D	El C1A	TOV1	CHIMAY
\$0028	and Control Register	ontrol Register Write: 0	0	CH1IE		MS1A	ELS1B	ELS1A	1001	CH1MAX
	(T1SC1)	Reset:	0	0	0	0	0	0	0	0
				= Unimple	mented					
							.	4.01		

Figure 11-2. TIM I/O Register Summary (Sheet 1 of 3)

MC68HC908SR12•MC68HC08SR12 — Rev. 5.0



Timer Interface Module (TIM)

In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the TIM channel x registers (TCHxH) inhibits input captures until the low byte (TCHxL) is read.

In output compare mode (MSxB:MSxA \neq 0:0), writing to the high byte of the TIM channel x registers (TCHxH) inhibits output compares until the low byte (TCHxL) is written.

Address: T1CH0H, \$0026 and T2CH0H, \$0031 Bit 7 6 Bit 0 5 4 3 2 1 Read: 9 Bit 15 14 13 12 11 10 Bit 8 Write:

Reset: Indeterminate after reset

Figure 11-12. TIM Channel 0 Register High (TCH0H)

Address: T1CH0L, \$0027 and T2CH0L \$0032 Bit 7 6 Bit 0 5 4 3 2 1 Read: 2 Bit 7 6 5 3 4 1 Bit 0 Write: Reset: Indeterminate after reset

Figure 11-13. TIM Channel 0 Register Low (TCH0L)

Address: T1CH1H, \$0029 and T2CH1H, \$0034 Bit 7 6 5 4 3 2 1 Bit 0 Read: Bit 15 14 13 12 11 10 9 Bit 8 Write: Reset: Indeterminate after reset

Figure 11-14. TIM Channel 1 Register High (TCH1H)

Address: T1CH1L, \$002A and T2CH1L, \$0035 Bit 7 6 5 4 3 2 1 Bit 0 Read: Bit 7 6 5 4 2 Bit 0 1 Write: Reset: Indeterminate after reset

Figure 11-15. TIM Channel 1 Register Low (TCH1L)

Data Sheet MC68HC908SR12•MC68HC08SR12 — Rev. 5.0



12.7 Low-Power Modes

The WAIT and STOP instructions put the MCU in low powerconsumption standby modes.

12.7.1 Wait Mode

The timebase module remains active after execution of the WAIT instruction. In wait mode, the timebase register is not accessible by the CPU.

If the timebase functions are not required during wait mode, reduce the power consumption by stopping the timebase before enabling the WAIT instruction.

12.7.2 Stop Mode

The timebase module may remain active after execution of the STOP instruction if the oscillator has been enabled to operate during stop mode through the stop mode oscillator enable bit (STOP_ICLKEN, STOP_RCLKEN, or STOP_XCLKEN) for the selected oscillator in the CONFIG2 register. The timebase module can be used in this mode to generate a periodic walk-up from stop mode.

If the oscillator has not been enabled to operate in stop mode, the timebase module will not be active during STOP mode. In stop mode the timebase register is not accessible by the CPU.

If the timebase functions are not required during stop mode, reduce the power consumption by stopping the timebase before enabling the STOP instruction.



Timebase Module (TBM)



Data Sheet — MC68HC908SR12•MC68HC08SR12

Section 14. Analog Module

14.1 Contents

14.2 Introduction22
14.3 Features
14.4 Functional Description
14.4.1 On-Chip Temperature Sensor
14.4.2 Two-Stage Amplifier
14.4.3 Amplifier Response Time
14.4.4 Current Flow Detection Amplifier
14.4.5 Current Flow Detect Output
14.5 Interrupts
14.5 Interrupts. .225 14.6 Low-Power Modes .225
14.6 Low-Power Modes
14.6 Low-Power Modes
14.6 Low-Power Modes .225 14.6.1 Wait Mode .225 14.6.2 Stop Mode .225
14.6 Low-Power Modes .225 14.6.1 Wait Mode .225 14.6.2 Stop Mode .225 14.7 Analog Module I/O Registers .226

14.2 Introduction

This section describes the analog module. The analog module is designed to be use in conjunction with the analog-to-digital converter module for monitoring temperature, charge and discharge currents in smart battery applications.

NOTE:

The analog module uses clock signals from the CGM's PLL, therefore the PLL must be running — PLLON bit in the PLL control register must be set. (See Section 8. Clock Generator Module (CGM).)

MC68HC908SR12•MC68HC08SR12 — Rev. 5.0



Serial Communications Interface (SCI)

16.7 SCI During Break Module Interrupts

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state.

To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a 2-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the break, doing the second step clears the status bit.

16.8 I/O Signals

Port B shares two of its pins with the SCI module. The two SCI I/O pins are:

- PTB2/SDA1/TxD Transmit data
- PTB3/SCL1/RxD Receive data

16.8.1 TxD (Transmit Data)

When the SCI is enabled (ENSCI=1), the PTB2/SDA1/TxD pin becomes the serial data output, TxD, from the SCI transmitter regardless of the state of the DDRB2 bit in data direction register B (DDRB). The TxD pin is an open-drain output and requires a pullup resistor to be connected for proper SCI operation.

NOTE:

The PTB2/SDA1/TxD pin is an open-drain pin when configured as an output. Therefore, when configured as a general purpose output pin (PTB2), a pullup resistor must be connected to this pin.



TC — Transmission Complete Bit

This read-only bit is set when the SCTE bit is set, and no data, preamble, or break character is being transmitted. TC generates an SCI transmitter CPU interrupt request if the TCIE bit in SCC2 is also set. TC is automatically cleared when data, preamble or break is queued and ready to be sent. There may be up to 1.5 transmitter clocks of latency between queueing data, preamble, and break and the transmission actually starting. Reset sets the TC bit.

- 1 = No transmission in progress
- 0 = Transmission in progress

SCRF — SCI Receiver Full Bit

This clearable, read-only bit is set when the data in the receive shift register transfers to the SCI data register. SCRF can generate an SCI receiver CPU interrupt request. When the SCRIE bit in SCC2 is set, SCRF generates a CPU interrupt request. In normal operation, clear the SCRF bit by reading SCS1 with SCRF set and then reading the SCDR. Reset clears SCRF.

- 1 = Received data available in SCDR
- 0 = Data not available in SCDR

IDLE — Receiver Idle Bit

This clearable, read-only bit is set when 10 or 11 consecutive logic 1s appear on the receiver input. IDLE generates an SCI error CPU interrupt request if the ILIE bit in SCC2 is also set. Clear the IDLE bit by reading SCS1 with IDLE set and then reading the SCDR. After the receiver is enabled, it must receive a valid character that sets the SCRF bit before an idle condition can set the IDLE bit. Also, after the IDLE bit has been cleared, a valid character must again set the SCRF bit before an idle condition can set the IDLE bit. Reset clears the IDLE bit.

- 1 = Receiver input idle
- 0 = Receiver input active (or idle since the IDLE bit was cleared)

OR — Receiver Overrun Bit

This clearable, read-only bit is set when software fails to read the SCDR before the receive shift register receives the next character. The OR bit generates an SCI error CPU interrupt request if the ORIE

MC68HC908SR12•MC68HC08SR12 — Rev. 5.0



Input/Output (I/O) Ports

NOTE: Avoid glitches on port A pins by writing to the port A data register before changing data direction register A bits from 0 to 1. **Figure 18-4** shows the port A I/O logic.




Figure 18-4. Port A I/O Circuit

When DDRAx is a logic 1, reading address \$0000 reads the PTAx data latch. When DDRAx is a logic 0, reading address \$0000 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit.

Table 18-2 summarizes the operation of the port A pins.

Accesses to DDRA Accesses to PTA **DDRA PTA Bit** I/O Pin Mode Bit Read/Write Read Write $X^{(1)}$ PTA[7:0]⁽³⁾ Input, Hi-Z⁽²⁾ Pin 0 DDRA[7:0] DDRA[7:0] 1 Χ Output PTA[7:0] PTA[7:0]

Table 18-2. Port A Pin Functions

Notes:

- 1. X = don't care.
- 2. Hi-Z = high impedance.
- 3. Writing affects data register, but does not affect input.



Keyboard Interrupt Module (KBI)

20.3 Features

Features of the keyboard interrupt module include the following:

- Eight keyboard interrupt pins with pullup devices
- Separate keyboard interrupt enable bits and one keyboard interrupt mask
- Programmable edge-only or edge- and level- interrupt sensitivity
- Exit from low-lower modes




Figure 20-1. KBI I/O Register Summary

20.4 I/O Pins

The eight keyboard interrupt pins are shared with standard port I/O pins. The full name of the KBI pins are listed in **Table 20-1**. The generic pin name appear in the text that follows.

Table 20-1. Pin Name Conventions

KBI Generic Pin Name	Full MCU Pin Name	Pin Selected for KBI Function by KBIEx Bit in KBIER
KBI0-KBI7	PTD0/KBI0-PTD7/KBI7	KBIE0-KBIE7