

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | ST7 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | SCI, SPI |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 32 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 384 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3.8V ~ 5.5V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 42-SDIP (0.600", 15.24mm) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/st72f324bj2b6 |

| | | |
|-----------|---------------------------------------|------------|
| 10.3.7 | 16-bit timer registers | 89 |
| 10.4 | Serial peripheral interface (SPI) | 96 |
| 10.4.1 | Introduction | 96 |
| 10.4.2 | Main features | 96 |
| 10.4.3 | General description | 97 |
| 10.4.4 | Clock phase and clock polarity | 101 |
| 10.4.5 | Error flags | 102 |
| 10.4.6 | Low power modes | 104 |
| 10.4.7 | Interrupts | 104 |
| 10.4.8 | SPI registers | 104 |
| 10.5 | Serial communications interface (SCI) | 108 |
| 10.5.1 | Introduction | 108 |
| 10.5.2 | Main features | 108 |
| 10.5.3 | General description | 109 |
| 10.5.4 | Functional description | 111 |
| 10.5.5 | Low power modes | 120 |
| 10.5.6 | Interrupts | 120 |
| 10.5.7 | SCI registers | 120 |
| 10.6 | 10-bit A/D converter (ADC) | 128 |
| 10.6.1 | Introduction | 128 |
| 10.6.2 | Main features | 128 |
| 10.6.3 | Functional description | 129 |
| 10.6.4 | Low power modes | 130 |
| 10.6.5 | Interrupts | 130 |
| 10.6.6 | ADC registers | 130 |
| 11 | Instruction set | 133 |
| 11.1 | CPU addressing modes | 133 |
| 11.1.1 | Inherent | 134 |
| 11.1.2 | Immediate | 134 |
| 11.1.3 | Direct | 135 |
| 11.1.4 | Indexed (no offset, short, long) | 135 |
| 11.1.5 | Indirect (short, long) | 135 |
| 11.1.6 | Indirect indexed (short, long) | 136 |
| 11.1.7 | Relative mode (direct, indirect) | 137 |
| 11.2 | Instruction groups | 137 |

| | | |
|-----------|---|------------|
| 12 | Electrical characteristics | 141 |
| 12.1 | Parameter conditions | 141 |
| 12.1.1 | Minimum and maximum values | 141 |
| 12.1.2 | Typical values | 141 |
| 12.1.3 | Typical curves | 141 |
| 12.1.4 | Loading capacitor | 141 |
| 12.1.5 | Pin input voltage | 142 |
| 12.2 | Absolute maximum ratings | 142 |
| 12.2.1 | Voltage characteristics | 142 |
| 12.2.2 | Current characteristics | 143 |
| 12.2.3 | Thermal characteristics | 143 |
| 12.3 | Operating conditions | 144 |
| 12.4 | LVD/AVD characteristics | 145 |
| 12.4.1 | Operating conditions with LVD | 145 |
| 12.4.2 | Auxiliary voltage detector (AVD) thresholds | 145 |
| 12.5 | Supply current characteristics | 146 |
| 12.5.1 | ROM current consumption | 146 |
| 12.5.2 | Flash current consumption | 147 |
| 12.5.3 | Supply and clock managers | 148 |
| 12.5.4 | On-chip peripherals | 148 |
| 12.6 | Clock and timing characteristics | 149 |
| 12.6.1 | General timings | 149 |
| 12.6.2 | External clock source | 149 |
| 12.6.3 | Crystal and ceramic resonator oscillators | 150 |
| 12.6.4 | RC oscillators | 152 |
| 12.6.5 | PLL characteristics | 153 |
| 12.7 | Memory characteristics | 153 |
| 12.7.1 | RAM and hardware registers | 153 |
| 12.7.2 | Flash memory | 154 |
| 12.8 | EMC characteristics | 155 |
| 12.8.1 | Functional electromagnetic susceptibility (EMS) | 155 |
| 12.8.2 | Electromagnetic interference (EMI) | 156 |
| 12.8.3 | Absolute maximum ratings (electrical sensitivity) | 157 |
| 12.9 | I/O port pin characteristics | 158 |
| 12.9.1 | General characteristics | 158 |
| 12.9.2 | Output driving current | 159 |

5.3.1 Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

5.3.2 Index registers (X and Y)

These 8-bit registers are used to create effective addresses or as temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures.

5.3.3 Program counter (PC)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).

5.3.4 Condition Code register (CC)

The 8-bit Condition Code register contains the interrupt masks and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions. These bits can be individually tested and/or controlled by specific instructions.

| CC | | | | Reset value: 111x1xxx | | | |
|-----|-----|-----|-----|-----------------------|-----|-----|-----|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 1 | I1 | H | I0 | N | Z | C |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Table 6. Arithmetic management bits

| Bit | Name | Function |
|-----|------|--|
| 4 | H | <p>Half carry</p> <p>This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instructions. It is reset by hardware during the same instructions.</p> <p>0: No half carry has occurred. 1: A half carry has occurred.</p> <p>This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.</p> |
| 2 | N | <p>Negative</p> <p>This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It is a copy of the result 7th bit.</p> <p>0: The result of the last operation is positive or null. 1: The result of the last operation is negative (that is, the most significant bit is a logic 1).</p> <p>This bit is accessed by the JRMI and JRPL instructions.</p> |

Application notes

The LVDRF flag is not cleared when another reset type occurs (external or watchdog); the LVDRF flag remains set to keep trace of the original failure. In this case, a watchdog reset can be detected by software while an external reset cannot.

Caution: When the LVD is not activated with the associated option byte, the WDGRF flag can not be used in the application.

Table 21. Interrupt sensitivity - ei3

| IS11 | IS10 | External interrupt sensitivity |
|------|------|--------------------------------|
| 0 | 0 | Falling edge and low level |
| 0 | 1 | Rising edge only |
| 1 | 0 | Falling edge only |
| 1 | 1 | Rising and falling edge |

Table 22. Interrupt sensitivity - ei0

| IS21 | IS20 | External interrupt sensitivity | |
|------|------|--------------------------------|----------------------------|
| | | IPA bit = 0 | IPA bit = 1 |
| 0 | 0 | Falling edge and low level | Rising edge and high level |
| 0 | 1 | Rising edge only | Falling edge only |
| 1 | 0 | Falling edge only | Rising edge only |
| 1 | 1 | Rising and falling edge | |


Table 23. Interrupt sensitivity - ei1

| IS21 | IS20 | External interrupt sensitivity |
|------|------|--------------------------------|
| 0 | 0 | Falling edge and low level |
| 0 | 1 | Rising edge only |
| 1 | 0 | Falling edge only |
| 1 | 1 | Rising and falling edge |

Table 24. Nested interrupts register map and reset values

| Address (Hex.) | Register label | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|----------------------|------------|------------|------------|------------|------------|------------|------------|------------|
| 0024h | ISPR0 reset value | ei1 | | ei0 | | MCC + SI | | | |
| | | I1_3 1 | I0_3 1 | I1_2 1 | I0_2 1 | I1_1 1 | I0_1 1 | 1 | 1 |
| 0025h | ISPR1 reset value | SPI | | | | ei3 | | ei2 | |
| | | I1_7 1 | I0_7 1 | I1_6 1 | I0_6 1 | I1_5 1 | I0_5 1 | I1_4 1 | I0_4 1 |
| 0026h | ISPR2 reset value | AVD | | SCI | | Timer B | | Timer A | |
| | | I1_11 1 | I0_11 1 | I1_10 1 | I0_10 1 | I1_9 1 | I0_9 1 | I1_8 1 | I0_8 1 |
| 0027h | ISPR3 reset value | 1 | 1 | 1 | 1 | I1_13 1 | I0_13 1 | I1_12 1 | I0_12 1 |
| 0028h | EICR reset value | IS11 0 | IS10 0 | IPB 0 | IS21 0 | IS20 0 | IPA 0 | 0 | 0 |

Figure 24. Slow mode clock transitions




8.3 Wait mode

Wait mode places the MCU in a low power consumption mode by stopping the CPU.

This power saving mode is selected by calling the 'WFI' instruction.

All peripherals remain active. During Wait mode, the I[1:0] bits of the CC register are forced to '10', to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in Wait mode until an interrupt or reset occurs, whereupon the Program Counter branches to the starting address of the interrupt or reset service routine. The MCU will remain in Wait mode until a reset or an interrupt occurs, causing it to wake up. Refer to [Figure 25](#).

Figure 25. Wait mode flowchart



1. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.

Table 39. MCCR register description (continued)

| Bit | Name | Function |
|-----|---------|---|
| 6:5 | CP[1:0] | <p>CPU Clock Prescaler</p> <p>These bits select the CPU clock prescaler which is applied in different slow modes. Their action is conditioned by the setting of the SMS bit. These two bits are set and cleared by software:</p> <p>00: f_{CPU} in Slow mode = $f_{OSC2}/2$ 01: f_{CPU} in Slow mode = $f_{OSC2}/4$ 10: f_{CPU} in Slow mode = $f_{OSC2}/8$ 11: f_{CPU} in Slow mode = $f_{OSC2}/16$</p> |
| 4 | SMS | <p>Slow Mode Select</p> <p>This bit is set and cleared by software.</p> <p>0: Normal mode. $f_{CPU} = f_{OSC2}$. 1: Slow mode. f_{CPU} is given by CP1, CP0. See Section 8.2: Slow mode and Section 10.2: Main clock controller with real-time clock and beeper (MCC/RTC) for more details.</p> |
| 3:2 | TB[1:0] | <p>Time Base control</p> <p>These bits select the programmable divider time base. They are set and cleared by software (see Table 40). A modification of the time base is taken into account at the end of the current period (previously set) to avoid an unwanted time shift. This allows to use this time base as a real-time clock.</p> |
| 1 | OIE | <p>Oscillator interrupt Enable</p> <p>This bit set and cleared by software.</p> <p>0: Oscillator interrupt disabled 1: Oscillator interrupt enabled</p> <p>This interrupt can be used to exit from Active-halt mode. When this bit is set, calling the ST7 software HALT instruction enters the Active-halt power saving mode</p> |
| 0 | OIF | <p>Oscillator interrupt Flag</p> <p>This bit is set by hardware and cleared by software reading the MCCR register. It indicates when set that the main oscillator has reached the selected elapsed time (TB1:0).</p> <p>0: Timeout not reached 1: Timeout reached</p> <p>Caution: The BRES and BSET instructions must not be used on the MCCR register to avoid unintentionally clearing the OIF bit.</p> |


Table 40. Time base selection

| Counter prescaler | Time base | | TB1 | TB0 |
|-------------------|----------------------------|----------------------------|-----|-----|
| | $f_{OSC2} = 4 \text{ MHz}$ | $f_{OSC2} = 8 \text{ MHz}$ | | |
| 16000 | 4 ms | 2 ms | 0 | 0 |
| 32000 | 8 ms | 4 ms | 0 | 1 |
| 80000 | 20 ms | 10 ms | 1 | 0 |
| 200000 | 50 ms | 25 ms | 1 | 1 |

16-bit read sequence

The 16-bit read sequence (from either the Counter register or the Alternate Counter register) is illustrated in the following [Figure 37](#).

Figure 37. 16-bit read sequence



The user must first read the MSB, after which the LSB value is automatically buffered.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MSB several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LSB of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, one pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set.
- A timer interrupt is generated if:
 - TOIE bit of the CR1 register is set and
 - I bit of the CC register is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true.

Clearing the overflow interrupt request is done in two steps:

1. Reading the SR register while the TOF bit is set.
2. An access (read or write) to the CLR register.

Note: *The TOF bit is not cleared by access to the ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.*

The timer is not affected by Wait mode.

In Halt mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a reset).

If the timer clock is an external clock, the formula is:

$$\Delta \text{ OCiR} = \Delta t * f_{\text{EXT}}$$

Where:

Δt = Output compare period (in seconds)
 f_{EXT} = External timer clock frequency (in hertz)

Clearing the output compare interrupt request (that is, clearing the OCFi bit) is done by:

1. Reading the SR register while the OCFi bit is set.
2. An access (read or write) to the OCiLR register.

The following procedure is recommended to prevent the OCFi bit from being set between the time it is read and the write to the OCiR register:


- Write to the OCiHR register (further compares are inhibited).
- Read the SR register (first step of the clearance of the OCFi bit, which may be already set).
- Write to the OCiLR register (enables the output compare function and clears the OCFi bit).

- Note:**
- 1 After a processor write cycle to the OCiHR register, the output compare function is inhibited until the OCiLR register is also written.
 - 2 If the OCiE bit is not set, the OCMPi pin is a general I/O port and the OLVLi bit will not appear when a match is found but an interrupt could be generated if the OCiE bit is set.
 - 3 In both internal and external clock modes, OCFi and OCMPi are set while the counter value equals the OCiR register value (see [Figure 44 on page 83](#) for an example with $f_{\text{CPU}}/2$ and [Figure 45 on page 83](#) for an example with $f_{\text{CPU}}/4$). This behavior is the same in OPM or PWM mode.
 - 4 The output compare functions can be used both for generating external events on the OCMPi pins even if the input capture mode is also used.
 - 5 The value in the 16-bit OCiR register and the OLVi bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout.

Forced output compare capability

When the FOLVi bit is set by software, the OLVLi bit is copied to the OCMPi pin. The OLVi bit has to be toggled in order to toggle the OCMPi pin when it is enabled (OCiE bit = 1). The OCFi bit is then not set by hardware, and thus no interrupt request is generated.

The FOLVLi bits have no effect in both one pulse mode and PWM mode.

Figure 48. Pulse width modulation mode timing example with two output compare functions⁽¹⁾⁽²⁾

1. OC1R = 2ED0h, OC2R = 34E2, OLVL1 = 0, OLVL2 = 1
2. On timers with only one Output Compare register, a fixed frequency PWM signal can be generated using the output compare and the counter overflow to define the pulse length.

Pulse Width Modulation mode

Pulse Width Modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.

Pulse Width Modulation mode uses the complete Output Compare 1 function plus the OC2R register, and so this functionality can not be used when PWM mode is activated.

In PWM mode, double buffering is implemented on the output compare registers. Any new values written in the OC1R and OC2R registers are taken into account only at the end of the PWM period (OC2) to avoid spikes on the PWM output pin (OCMP1).

Procedure

To use Pulse Width Modulation mode:

1. Load the OC2R register with the value corresponding to the period of the signal using the formula below.
2. Load the OC1R register with the value corresponding to the period of the pulse if (OLVL1 = 0 and OLVL2 = 1) using the formula in the opposite column.
3. Select the following in the CR1 register:
 - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC1R register.
 - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC2R register.
4. Select the following in the CR2 register:
 - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
 - Set the PWM bit.
 - Select the timer clock (CC[1:0]) (see [Table 50](#)).

10.4.5 Error flags

Master mode fault (MODF)

Master mode fault occurs when the master device has its \overline{SS} pin pulled low.

When a Master mode fault occurs:

- The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set.
- The SPE bit is reset. This blocks all output from the device and disables the SPI peripheral.
- The MSTR bit is reset, thus forcing the device into slave mode.

Clearing the MODF bit is done through a software sequence:

1. A read access to the SPICSR register while the MODF bit is set.
2. A write to the SPICR register.

Note: To avoid any conflicts in an application with multiple slaves, the \overline{SS} pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MSTR bits while the MODF bit is set except in the MODF bit clearing sequence.

Overrun condition (OVR)

An overrun condition occurs, when the master device has sent a data byte and the slave device has not cleared the SPIF bit issued from the previously transmitted byte.

When an Overrun occurs the OVR bit is set and an interrupt request is generated if the SPIE bit is set.

In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read to the SPIDR register returns this byte. All other bytes are lost.

The OVR bit is cleared by reading the SPICSR register.

Write collision error (WCOL)

A write collision occurs when the software tries to write to the SPIDR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted and the software write is unsuccessful.

Write collisions can occur both in master and slave mode. See also [Slave select management on page 98](#).

Note: A read collision will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation.

The WCOL bit in the SPICSR register is set if a write collision occurs.

No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

A software sequence clears the WCOL bit (see [Figure 55](#)).

10.5.4 Functional description

The block diagram of the serial control interface is shown in [Figure 57](#). It contains six dedicated registers:

- 2 control registers (SCICR1 and SCICR2)
- a status register (SCISR)
- a baud rate register (SCIBRR)
- an extended prescaler receiver register (SCIERPR)
- an extended prescaler transmitter register (SCIETPR)

Refer to the register descriptions in [Section 10.5.7](#) for the definitions of each bit.

Serial data format

Word length may be selected as being either 8 or 9 bits by programming the M bit in the SCICR1 register (see [Figure 57](#)).

The TDO pin is in low state during the start bit.


The TDO pin is in high state during the stop bit.

An Idle character is interpreted as an entire frame of '1's followed by the start bit of the next frame which contains data.

A Break character is interpreted on receiving '0's for some multiple of the frame period. At the end of the last break frame the transmitter inserts an extra '1' bit to acknowledge the start bit.

Transmission and reception are driven by their own baud rate generator.

Figure 58. Word length programming



10.5.5 Low power modes

Table 60. Effect of low power modes on SCI

| Mode | Description |
|------|--|
| Wait | No effect on SCI. SCI interrupts cause the device to exit from Wait mode. |
| Halt | SCI registers are frozen. In Halt mode, the SCI stops transmitting/receiving until Halt mode is exited. |

10.5.6 Interrupts

The SCI interrupt events are connected to the same interrupt vector.

These events generate an interrupt if the corresponding Enable Control bit is set and the interrupt mask in the CC register is reset (RIM instruction).

Table 61. SCI interrupt control/wakeup capability

| Interrupt event | Event flag | Enable control bit | Exit from Wait | Exit from Halt |
|--------------------------------|------------|--------------------|----------------|----------------|
| Transmit data register empty | TDRE | TIE | Yes | No |
| Transmission complete | TC | TCIE | Yes | No |
| Received data ready to be read | RDRF | RIE | Yes | No |
| Overrun error detected | OR | | Yes | No |
| Idle line detected | IDLE | ILIE | Yes | No |
| Parity error | PE | PIE | Yes | No |

10.5.7 SCI registers

SCI status register (SCISR)

SCISR

Reset value: 1100 0000 (C0h)

| | | | | | | | |
|------|----|------|------|----|----|----|----|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TDRE | TC | RDRF | IDLE | OR | NF | FE | PE |
| RO | RO | RO | RO | RO | RO | RO | RO |

Table 62. SCISR register description

| Bit | Name | Function |
|-----|------|--|
| 7 | TDRE | <p>Transmit Data Register Empty</p> <p>This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE bit = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).</p> <p>0: Data is not transferred to the shift register. 1: Data is transferred to the shift register.</p> <p><i>Note: Data will not be transferred to the shift register unless the TDRE bit is cleared.</i></p> |

Table 66. SCIERPR register description

| Bit | Name | Function |
|-----|-----------|--|
| 7:0 | ERPR[7:0] | <p>8-bit extended receive prescaler register</p> <p>The extended baud rate generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 59) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255).</p> <p>The extended baud rate generator is not used after a reset.</p> |

SCI extended transmit prescaler division register (SCIETPR)

This register is used to set the External Prescaler rate division factor for the transmit circuit.

SCIETPR Reset value: 0000 0000 (00h)

| | | | | | | | |
|-----------|---|---|---|---|---|---|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ETPR[7:0] | | | | | | | |
| R/W | | | | | | | |

Table 67. SCIETPR register description

| Bit | Name | Function |
|-----|-----------|---|
| 7:0 | ETPR[7:0] | <p>8-bit Extended Transmit Prescaler Register</p> <p>The extended baud rate generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 59) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255).</p> <p>The extended baud rate generator is not used after a reset.</p> |

Table 68. Baud rate selection

| Symbol | Parameter | Conditions | | | Standard | Baud rate | Unit |
|------------------------------------|-------------------------|------------------|-----------------------|---|--|--|------|
| | | f _{CPU} | Accuracy vs. Standard | Prescaler | | | |
| f _{Tx} f _{Rx} | Communication frequency | 8 MHz | ~0.16% | Conventional mode TR (or RR) = 128, PR = 13 TR (or RR) = 32, PR = 13 TR (or RR) = 16, PR = 13 TR (or RR) = 8, PR = 13 TR (or RR) = 4, PR = 13 TR (or RR) = 16, PR = 3 TR (or RR) = 2, PR = 13 TR (or RR) = 1, PR = 13 | 300 1200 2400 4800 9600 10400 19200 38400 | ~300.48 ~1201.92 ~2403.84 ~4807.69 ~9615.38 ~10416.67 ~19230.77 ~38461.54 | Hz |
| | | | ~0.79% | Extended mode ETPR (or ERPR) = 35, TR (or RR) = 1, PR = 1 | 14400 | ~14285.71 | |

11.1.7 Relative mode (direct, indirect)

This addressing mode is used to modify the PC register value, by adding an 8-bit signed offset to it.

Table 80. Relative direct and indirect instructions and functions

| Available relative direct/indirect instructions | Function |
|---|------------------|
| JRxx | Conditional Jump |
| CALLR | Call Relative |

The relative addressing mode consists of two submodes:

Relative (direct)

The offset follows the opcode.

Relative (indirect)

The offset is defined in the memory, the address of which follows the opcode.

11.2 Instruction groups

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may be subdivided into 13 main groups as illustrated in the following table:

Table 81. Instruction groups

| Group | Instructions | | | | | | | |
|----------------------------------|--------------|------|------|------|------|-------|-----|-----|
| Load and transfer | LD | CLR | | | | | | |
| Stack operation | PUSH | POP | RSP | | | | | |
| Increment/decrement | INC | DEC | | | | | | |
| Compare and tests | CP | TNZ | BCP | | | | | |
| Logical operations | AND | OR | XOR | CPL | NEG | | | |
| Bit operation | BSET | BRES | | | | | | |
| Conditional bit test and branch | BTJT | BTJF | | | | | | |
| Arithmetic operations | ADC | ADD | SUB | SBC | MUL | | | |
| Shift and rotates | SLL | SRL | SRA | RLC | RRC | SWAP | SLA | |
| Unconditional jump or call | JRA | JRT | JRF | JP | CALL | CALLR | NOP | RET |
| Conditional branch | JRxx | | | | | | | |
| Interrupt management | TRAP | WFI | HALT | IRET | | | | |
| Condition code flag modification | SIM | RIM | SCF | RCF | | | | |

12.5.2 Flash current consumption

Table 90. Flash current consumption

| Symbol | Parameter | Conditions | 32 Kbyte Flash | | 16/8 Kbyte Flash | | Unit |
|-----------------|---|---|----------------|--------------------|------------------|--------------------|------|
| | | | Typ | Max ⁽¹⁾ | Typ | Max ⁽¹⁾ | |
| I _{DD} | Supply current in Run mode ⁽²⁾ | f _{OSC} = 2 MHz, f _{CPU} = 1 MHz | 1.3 | 3.0 | 1 | 2.3 | mA |
| | | f _{OSC} = 4 MHz, f _{CPU} = 2 MHz | 2.0 | 5.0 | 1.4 | 3.5 | |
| | | f _{OSC} = 8 MHz, f _{CPU} = 4 MHz | 3.6 | 8.0 | 2.4 | 5.3 | |
| | | f _{OSC} = 16 MHz, f _{CPU} = 8 MHz | 7.1 | 15.0 | 4.4 | 7.0 | |
| | Supply current in Slow mode ⁽²⁾ | f _{OSC} = 2 MHz, f _{CPU} = 62.5 kHz | 0.6 | 2.7 | 0.48 | 1 | mA |
| | | f _{OSC} = 4 MHz, f _{CPU} = 125 kHz | 0.7 | 3.0 | 0.53 | 1.1 | |
| | | f _{OSC} = 8 MHz, f _{CPU} = 250 kHz | 0.8 | 3.6 | 0.63 | 1.2 | |
| | | f _{OSC} = 16 MHz, f _{CPU} = 500 kHz | 1.1 | 4.0 | 0.80 | 1.4 | |
| | Supply current in Wait mode ⁽²⁾ | f _{OSC} = 2 MHz, f _{CPU} = 1 MHz | 0.8 | 3.0 | 0.6 | 1.8 | mA |
| | | f _{OSC} = 4 MHz, f _{CPU} = 2 MHz | 1.2 | 4.0 | 0.9 | 2.2 | |
| | | f _{OSC} = 8 MHz, f _{CPU} = 4 MHz | 2.0 | 5.0 | 1.3 | 2.6 | |
| | | f _{OSC} = 16 MHz, f _{CPU} = 8 MHz | 3.5 | 7.0 | 2.3 | 3.6 | |
| | Supply current in Slow Wait mode ⁽²⁾ | f _{OSC} = 2 MHz, f _{CPU} = 62.5 kHz | 580 | 1200 | 430 | 950 | μA |
| | | f _{OSC} = 4 MHz, f _{CPU} = 125 kHz | 650 | 1300 | 470 | 1000 | |
| | | f _{OSC} = 8 MHz, f _{CPU} = 250 kHz | 770 | 1800 | 530 | 1050 | |
| | | f _{OSC} = 16 MHz, f _{CPU} = 500 kHz | 1050 | 2000 | 660 | 1200 | |
| | Supply current in Halt mode ⁽³⁾ | -40°C ≤ T _A ≤ +85°C | <1 | 10 | <1 | 10 | μA |
| | | -40°C ≤ T _A ≤ +125°C | 5 | 50 | <1 | 50 | |
| | Supply current in Active-halt mode ⁽⁴⁾ | f _{OSC} = 2 MHz | 365 | 475 | 315 | 425 | μA |
| | | f _{OSC} = 4 MHz | 380 | 500 | 330 | 450 | |
| | | f _{OSC} = 8 MHz | 410 | 550 | 360 | 500 | |
| | | f _{OSC} = 16 MHz | 500 | 650 | 460 | 600 | |

1. Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.
2. Measurements are done in the following conditions:
 - Program executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is 50%.
 - All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
 - All peripherals in reset state
 - LVD disabled
 - Clock input (OSC1) driven by external square wave
 - In Slow and Slow Wait modes, f_{CPU} is based on f_{OSC} divided by 32
 - To obtain the total current consumption of the device, add the clock source ([Section 12.6.3](#)) and the peripheral power consumption ([Section 12.5.4](#)).
3. All I/O pins in push-pull 0 mode (when applicable) with a static value at V_{DD} or V_{SS} (no load), LVD disabled. Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.
4. Data based on characterization results, not tested in production. All I/O pins in push-pull 0 mode (when applicable) with a static value at V_{DD} or V_{SS} (no load); clock input (OSC1) driven by external square wave, LVD disabled. To obtain the total current consumption of the device, add the clock source consumption ([Section 12.6.3](#)).

12.10.2 ICCSEL/V_{PP} pin


Subject to general operating conditions for V_{DD} , f_{CPU} , and T_A unless otherwise specified.

Table 109. ICCSEL/V_{PP} pin

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------|---|-------------------|---------------------|---------------------|---------|
| V_{IL} | Input low level voltage ⁽¹⁾ | Flash versions | V_{SS} | 0.2 | V |
| | | ROM versions | V_{SS} | $0.3 \times V_{DD}$ | |
| V_{IH} | Input high level voltage ⁽¹⁾ | Flash versions | $V_{DD} - 0.1$ | 12.6 | |
| | | ROM versions | $0.7 \times V_{DD}$ | V_{DD} | |
| I_{lkg} | Input leakage current | $V_{IN} = V_{SS}$ | | ± 1 | μA |

1. Data based on design simulation and/or technology characteristics, not tested in production.

Figure 80. Two typical applications with ICCSEL/V_{PP} pin⁽¹⁾



1. When ICC mode is not required by the application ICCSEL/V_{PP} pin must be tied to V_{SS} .

12.11 Timer peripheral characteristics

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output...).

Data based on design simulation and/or characterization results, not tested in production.

12.11.1 16-bit timer

Table 110. 16-bit timer

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------|--------------------------------|---------------------------|-----|-----|-------------|-----------|
| $t_{w(ICAP)in}$ | Input capture pulse time | | 1 | | | t_{CPU} |
| $t_{res(PWM)}$ | PWM resolution time | | 2 | | | t_{CPU} |
| | | $f_{CPU} = 8 \text{ MHz}$ | 250 | | | ns |
| f_{EXT} | Timer external clock frequency | | 0 | | $f_{CPU}/4$ | MHz |
| f_{PWM} | PWM repetition rate | | | | | |
| Res_{PWM} | PWM resolution | | | | 16 | bit |

Table 120. Option byte 0 bit description (continued)

| Bit | Name | Function |
|------|-------|---|
| OPT0 | FMP_R | Flash memory readout protection Readout protection, when selected, provides a protection against program memory content extraction and against write access to Flash memory. Erasing the option bytes when the FMP_R option is selected causes the whole user memory to be erased first, after which the device can be reprogrammed. Refer to Section 4.3.1 on page 24 and the <i>ST7 Flash Programming Reference Manual</i> for more details. 0: Readout protection enabled 1: Readout protection disabled |

Table 121. Option byte 1 bit description

| Bit | Name | Function |
|--------|---------------|---|
| OPT7 | PKG1 | Pin package selection bit This option bit selects the package (see Table 122). <i>Note: On the chip, each I/O port has eight pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption.</i> |
| OPT6 | RSTC | Reset clock cycle selection This option bit selects the number of CPU cycles applied during the reset phase and when exiting Halt mode. For resonator oscillators, it is advised to select 4096 due to the long crystal stabilization time. 0: Reset phase with 4096 CPU cycles 1: Reset phase with 256 CPU cycles |
| OPT5:4 | OSCTYPE[1:0] | Oscillator type These option bits select the ST7 main clock source type. 00: Clock source = Resonator oscillator 01: Reserved 10: Clock source = Internal RC oscillator 11: Clock source = External source |
| OPT3:1 | OSCRANGE[2:0] | Oscillator range When the resonator oscillator type is selected, these option bits select the resonator oscillator current source corresponding to the frequency range of the used resonator. When the external clock source is selected, these bits are set to medium power (2 ~ 4 MHz). 000: Typ. frequency range (LP) = 1 ~ 2 MHz 001: Typ. frequency range (MP) = 2 ~ 4 MHz 010: Typ. frequency range (MS) = 4 ~ 8 MHz 011: Typ. frequency range (HS) = 8 ~ 16 MHz |

Case 1: Writing to PxOR or PxDDR with global interrupts enabled:

```

LD A,#01
LD sema,A; set the semaphore to '1'
LD A,PFDR
AND A,#02
LD X,A; store the level before writing to PxOR/PxDDR
LD A,$90
LD PFDDR,A ; Write to PFDDR
LD A,$ff
LD PFOR,A ; Write to PFOR
LD A,PFDR
AND A,#02
LD Y,A; store the level after writing to PxOR/PxDDR
LD A,X; check for falling edge
cp A,#02
jrne OUT
TNZ Y
jrne OUT
LD A,sema ; check the semaphore status if edge is detected
CP A,#01
jrne OUT
call call_routine ; call the interrupt routine
OUT:LD A,#00
LD sema,A
.call_routine ; entry to call_routine
PUSH A
PUSH X
PUSH CC
.ext1_rt ; entry to interrupt routine
LD A,#00
LD sema,A
IRET

```

Case 2: Writing to PxOR or PxDDR with global interrupts disabled:

```

SIM ; set the interrupt mask
LD A,PFDR
AND A,$02
LD X,A ; store the level before writing to PxOR/PxDDR
LD A,$90
LD PFDDR,A ; Write into PFDDR
LD A,$ff
LD PFOR,A ; Write to PFOR
LD A,PFDR
AND A,$02
LD Y,A ; store the level after writing to PxOR/PxDDR
LD A,X ; check for falling edge
cp A,$02
jrne OUT
TNZ Y
jrne OUT
LD A,$01
LD sema,A ; set the semaphore to '1' if edge is detected

```

16 Revision history

Table 126. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 05-May-2004 | 2.0 | Merged ST72F324 Flash with ST72324B ROM datasheet. Vt POR max modified in Section 12.4 on page 145 Added Figure 79 on page 164 Modified V _{AREF} min in "10-bit ADC characteristics" on page 168 Modified I INJ for PB0 in Section 12.9 on page 158 Added "Clearing active interrupts outside interrupt routine" on page 187 Modified "32K ROM DEVICES ONLY" on page 165 |
| 30-Mar-2005 | 3 | Removed Clock Security System (CSS) throughout document Added notes on ST72F324B 8K/16K Flash devices in Table 27 Corrected MCO description in Section 10.2 on page 69 Modified VtPOR in Section 12.4 on page 145 Static current consumption modified in Section 12.9 on page 158 Updated footnote and Figure 78 on page 163 and Figure 79 on page 164 Modified Soldering information in Section 13.6 Updated Section 14 on page 178 Added Table 27 Modified Figure 8 on page 25 and note 4 in "Flash program memory" on page 23 Added limitation on ICC entry mode with 39 pulses to "Known limitations" on page 185 Added Section 16 on page 166 for ST72F324B 8K/16K Flash devices Modified "Internal Sales Types on box label" in Table 29 on page 157 |
| 12-Sep-2005 | 4 | Removed notes related to ST72F324, refer to datasheet rev 3 for specifications on older devices. Note: This datasheet rev refers only to ST72F324B and ST72324B. Changed character transmission procedure in Section on page 112 Updated Vt POR max in Section 12.4 on page 145 Updated Current Consumption for in Section 12.5 on page 146 Added oscillator diagram and table to Section 12.6.3 on page 150 Increased Data retention max. parameter in Section 12.7.2 on page 154 Updated ordering Section 14.3 on page 155 and Section 14.5 on page 157 Updated Development tools Section 14.3 on page 183 Added "external interrupt missed" in Section 15.1 on page 185 |
| 06-Feb-2006 | 5 | Added description of SICSR register at address 2Bh in Table 3 on page 20 Changed description on port PF2 to add internal pull-up in Section 9.5.1 on page 63 Highlighted note in SPI "Master mode operation" on page 99 Changed "Static latch-up" on page 157 Added note 5 on analog input static current consumption "General characteristics" on page 158 Updated notes in "Thermal characteristics" on page 177 |