



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	XCore
Core Size	32-Bit 8-Core
Speed	400MIPS
Connectivity	Configurable
Peripherals	-
Number of I/O	64
Program Memory Size	64KB (16K x 32)
Program Memory Type	SRAM
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	0.95V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	128-TQFP Exposed Pad
Supplier Device Package	128-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/xmos/xs1-l8a-64-tq128-i4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2 XS1-L8A-64-TQ128 Features

► Multicore Microcontroller with Advanced Multi-Core RISC Architecture

- Eight real-time logical cores
- Core share up to 500 MIPS
- Each logical core has:
 - Guaranteed throughput of between 1/4 and 1/8 of tile MIPS
 - 16x32bit dedicated registers
- 159 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - 32x32 \rightarrow 64-bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions

Programmable I/O

- 64 general-purpose I/O pins, configurable as input or output
 - Up to 16 x 1bit port, 6 x 4bit port, 4 x 8bit port, 2 x 16bit port, 1 x 32bit port
 4 xCONNECT links
- Port sampling rates of up to 60 MHz with respect to an external clock
- 32 channel ends for communication with other cores, on or off-chip

Memory

- 64KB internal single-cycle SRAM for code and data storage
- 8KB internal OTP for application boot code

Hardware resources

- 6 clock blocks
- 10 timers
- 4 locks

► JTAG Module for On-Chip Debug

Security Features

• Programming lock disables debug and prevents read-back of memory contents

-XMOS

• AES bootloader ensures secrecy of IP held on external flash memory

► Ambient Temperature Range

- Commercial qualification: 0°C to 70°C
- Industrial qualification: -40 °C to 85 °C

Speed Grade

- 5: 500 MIPS
- 4: 400 MIPS
- Power Consumption
 - Active Mode
 - 200 mA at 500 MHz (typical)
 - 160 mA at 400 MHz (typical)
 - Standby Mode
 - 14 mA
- 128-pin TQFP package 0.4 mm pitch





In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyIn and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data.

On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

5.5 Channels and Channel Ends

Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource on an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends.

5.6 xCONNECT Switch and Links

XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system.

The interconnect relies on a collection of switches and XMOS links. Each xCORE device has an on-chip switch that can set up circuits or route data. The switches are connected by xConnect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meshes, trees, and hypercubes.

The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.





Figure 5: Switch, links and channel ends

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the XS1-L Link Performance and Design Guide, X2999.

6 PLL

The PLL creates a high-speed clock that is used for the switch, tile, and reference clock.

The PLL multiplication value is selected through the two MODE pins, and can be changed by software to speed up the tile or use less power. The MODE pins are set as shown in Figure 6:

	Oscillator	MODE		Tile	PLL Ratio	PLL	setting	gs
_	Frequency	1	0	Frequency		OD	F	R
6:	5-13 MHz	0	0	130-399.75 MHz	30.75	1	122	0
er	13-20 MHz	1	1	260-400.00 MHz	20	2	119	0
d	20-48 MHz	1	0	167-400.00 MHz	8.33	2	49	0
S	48-100 MHz	0	1	196-400.00 MHz	4	2	23	0

the ratio of the tile frequency to the oscillator frequency:

-XMOS

Figure 6 also lists the values of OD, F and R, which are the registers that define

$$F_{core} = F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}$$

Figure 6 PLL multiplier values and MODE pins

Feature	Bit	Description		
Disable JTAG	0	The JTAG interface is disabled, making it impossible for the tile state or memory content to be accessed via the JTAG interface.		
Disable Link access	1	Other tiles are forbidden access to the processor state via the system switch. Disabling both JTAG and Link access transforms an xCORE Tile into a "secure island" with other tiles free for non-secure user application code.		
Secure Boot	5	The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to b bypassed (<i>see</i> §7).		
Redundant rows	7	Enables redundant rows in OTP.		
Sector Lock 0	8	Disable programming of OTP sector 0.		
Sector Lock 1	9	Disable programming of OTP sector 1.		
Sector Lock 2	10	Disable programming of OTP sector 2.		
Sector Lock 3	11	Disable programming of OTP sector 3.		
OTP Master Lock	12	Disable OTP programming completely: disables up- dates to all sectors and security register.		
Disable JTAG-OTP	13	Disable all (read & write) access from the JTAG inter- face to this OTP.		
Disable Global Debug	14	Disables access to the DEBUG_N pin.		
	2115	General purpose software accessable security register available to end-users.		
	3122	General purpose user programmable JTAG UserID code extension.		

Figure 10: Security register features

port with resource ID 0x200100, and the OTP control is on a 16-bit port with ID 0x100300. Programming is performed through libotp and xburn.

8.2 SRAM

The xCORE Tile integrates a single 64KBSRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports.

9 JTAG

The JTAG module can be used for loading programs, boundary scan testing, incircuit source-level debugging and programming the OTP memory.

10 Board Integration

The device has the following power supply pins:

- ▶ VDD pins for the xCORE Tile
- VDDIO pins for the I/O lines
- PLL_AVDD pins for the PLL
- ► OTP_VCC pins for the OTP
- OTP_VPP pins for faster programming the OTP (optional)

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0V to its final value within $10 \, \text{ms}$ to ensure correct startup.

The VDDIO and OTP_VCC supply must ramp to its final value before VDD reaches 0.4 V.

The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 4.7Ω resistor and 100 nF multi-layer ceramic capacitor) is recommended on this pin.

The OTP_VCC supply should be connected to the VDDIO supply.

The OTP_VPP supply can be optionally provided for faster OTP programming times, otherwise an internal charge pump is used.

The following ground pins are provided:

- PLL_AGND for PLL_AVDD
- GND for all other supplies

All ground pins must be connected directly to the board ground.

-XMOS-

The VDD and VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 4x100nF 0402 low inductance MLCCs per supply rail). The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 uF should be placed on each of these supplies.

RST_N is an active-low asynchronous-assertion global reset signal. Following a reset, the PLL re-establishes lock after which the device boots up according to the boot mode (*see* §7). RST_N and must be asserted low during and after power up for 100 ns.



IPC/JEDEC Standard For Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface-Mount Devices J-STD-020 Revision D.



-XMOS°

Solder stencil for centre

21

11.4 Reset Timing

Figure 19: Reset timing

Symbol	Parameters	MIN	ТҮР	MAX	UNITS	Notes
T(RST)	Reset pulse width	5			us	
T(INIT)	Initialization time			150	μs	А

A Shows the time taken to start booting after RST_N has gone high.

11.5 Power Consumption

Symbol	Parameter	MIN	ТҮР	MAX	UNITS	Notes
I(DDCQ)	Quiescent VDD current		14		mA	A, B, C
PD	Tile power dissipation		450		µW/MIPS	A, D, E, F
IDD	Active VDD current (Speed Grade 4)		160	300	mA	A, G
	Active VDD current (Speed Grade 5)		200	375	mA	А, Н
I(ADDPLL)	PLL_AVDD current			7	mA	I

Figure 20: xCORE Tile currents

A Use for budgetary purposes only.

B Assumes typical tile and I/O voltages with no switching activity.

C Includes PLL current.

D Assumes typical tile and I/O voltages with nominal switching activity.

E Assumes 1 MHz = 1 MIPS.

F PD(TYP) value is the usage power consumption under typical operating conditions.

-XM()S

G Measurement conditions: VDD = 1.0 V, VDDIO = 3.3 V, 25 °C, 400 MHz, average device resource usage.

H Measurement conditions: VDD = 1.0 V, VDDIO = 3.3 V, 25 °C, 500 MHz, average device resource usage.

I PLL_AVDD = 1.0 V



The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.

More detailed power analysis can be found in the XS1-L Power Consumption document, X2999.

11.6 Clock

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f	Frequency	4.22	20	100	MHz	
SR	Slew rate	0.10			V/ns	
TJ(LT)	Long term jitter (pk-pk)			2	%	A
f(MAX)	Processor clock frequency (Speed Grade 4)			400	MHz	В
	Processor clock frequency (Speed Grade 5)			500	MHz	В

Figure 21: Clock

A Percentage of CLK period.

B Assumes typical tile and I/O voltages with nominal activity.

Further details can be found in the XS1-L Clock Frequency Control document, X1433.

The OTP may be programmed using its internal charge pump or by supplying a 6.5V VPP programming voltage on the OTP_VPP pin. Unless a programming cycle is underway the OTP_VPP pins should be left undriven.

11.7 xCORE Tile I/O AC Characteristics

Figure 22: I/O AC characteristics

	Symbol	Parameter	MIN	ТҮР	MAX	UNITS	Notes
	T(XOVALID)	Input data valid window	8			ns	
2:	T(XOINVALID)	Output data invalid window	9			ns	
ar- CS	T(XIFMAX)	Rate at which data can be sampled with respect to an external clock			60	MHz	

The input valid window parameter relates to the capability of the device to capture data input to the chip with respect to an external clock source. It is calculated as the sum of the input setup time and input hold time with respect to the external clock as measured at the pins. The output invalid window specifies the time for which an output is invalid with respect to the external clock. Note that these parameters are specified as a window rather than absolute numbers since the device provides functionality to delay the incoming clock with respect to the incoming data.

Information on interfacing to high-speed synchronous interfaces can be found in the XS1 Port I/O Timing document, X5821.

-XM()S

Package Information 12



SYMBOL	Min.	Nom.	Max.	
A	-	-	1.20	
A1	0.05	-	0.15	
A2	0.95	1.00	1.05	
b	0.13	0.18	0.23	
b1	0.13	0.16	0.19	
D	16	3.00 BS	SC	
D1	14	4.00 BS	SC .	
e	0	.40 BS	С	
E	16	3.00 BS	SC	
Ei	14	4.00 BS	SC	
θ	0°	3.5°	7°	
61	0*	-	1	
62	11•	12*	13*	
6 3	11*	12*	13*	
с	0.09	-	0.20	
c1	0.09	-	0.16	
L	0.45	0.60	0.75	
LI	1.00 REF			
RI	0.08	-	-	
R2	0.08	-	0.20	

REF	TOLERANCES OF FORM AND POSITION			
aaa	0.20			
bbb	0.20			
ccc	0.08			
ddd	0.07			

LF Ref#	Symbol	Min	Nom	Max
L-17-09011	D2	4.60	4.70	4.80
	E2	4.60	4.70	4.80

12.1 Part Marking



13 Ordering Information

	Product Code	Marking	Qualification	Speed Grade
	XS1-L8A-64-TQ128-C4	8L6C4	Commercial	400 MIPS
Figure 26: Orderable part numbers	XS1-L8A-64-TQ128-C5	8L6C5	Commercial	500 MIPS
	XS1-L8A-64-TQ128-I4	8L6I4	Industrial	400 MIPS
	XS1-L8A-64-TQ128-I5	8L6I5	Industrial	500 MIPS

B.1 RAM base address: 0x00

This register contains the base address of the RAM. It is initialized to 0x00010000.

0x00: RAM base address

<u>_</u>	Bits	Perm	Init	Description
se	31:2	RW		Most significant 16 bits of all addresses.
55	1:0	RO	-	Reserved

B.2 Vector base address: 0x01

Base address of event vectors in each resource. On an interrupt or event, the 16 most significant bits of the destination address are provided by this register; the least significant 16 bits come from the event vector.

0x01: Vector base address

Bits	Perm	Init	Description
31:16	RW		The most significant bits for all event and interrupt vectors.
15:0	RO	-	Reserved

B.3 xCORE Tile control: 0x02

Register to control features in the xCORE tile

Bits	Perm	Init	Description
31:6	RO	-	Reserved
5	RW	0	Set to 1 to select the dynamic mode for the clock divider when the clock divider is enabled. In dynamic mode the clock divider is only activated when all active logical cores are paused. In static mode the clock divider is always enabled.
4	RW	0	Set to 1 to enable the clock divider. This slows down the xCORE tile clock in order to use less power.
3:0	RO	-	Reserved

0x02: xCORE Tile control

B.4 xCORE Tile boot status: 0x03

This read-only register describes the boot status of the xCORE tile.

0x11: Debug SPC	Bits	Perm	Init	Description
	31:0	DRW		Value.

B.13 Debug SSP: 0x12

This register contains the value of the SSP register when the debugger was called.

0x12:	Bits	Perm	Init	Description
Debug SSP	31:0	DRW		Value.

B.14 DGETREG operand 1: 0x13

The resource ID of the logical core whose state is to be read.

0x13	Bits	Perm	Init	Description
DGETREG	31:8	RO	-	Reserved
operand 1	7:0	DRW		Thread number to be read

B.15 DGETREG operand 2: 0x14

Register number to be read by DGETREG

0x14: DGETREG operand 2

Bits	Perm	Init	Description
31:5	RO	-	Reserved
4:0	DRW		Register number to be read

B.16 Debug interrupt type: 0x15

Register that specifies what activated the debug interrupt.

·XMC

0x80 .. 0x83: Resources breakpoint mask

irces point	Bits	Perm	Init	Description
nask	31:0	DRW		Value.

B.26 Resources breakpoint value: 0x90 .. 0x93

This set of registers contains the value for the four resource watchpoints.

0x90 .. 0x93: Resources breakpoint value

es nt	Bits	Perm	Init	Description
ue	31:0	DRW		Value.

B.27 Resources breakpoint control register: 0x9C .. 0x9F

This set of registers controls each of the four resource watchpoints.

	Bits	Perm	Init	Description
	31:24	RO	-	Reserved
	23:16	DRW	0	A bit for each logical core in the tile allowing the breakpoint to be enabled individually for each logical core.
	15:2	RO	-	Reserved
0x9C 0x9F: Resources breakpoint control	1	DRW	0	By default, resource watchpoints trigger when the resource id masked with the set Mask equals the Value. If set to 1, resource watchpoints trigger when the resource id masked with the set Mask is not equal to the Value.
register	0	DRW	0	When 1 the instruction breakpoint is enabled.

Bits	Perm	Init	Description
31:26	RO	-	Reserved
25:24	RO		00 - ChannelEnd, 01 - ERROR, 10 - PSCTL, 11 - Idle.
23:16	RO		Based on SRC_TARGET_TYPE value, it represents channelEnd ID or Idle status.
15:6	RO	-	Reserved
5:4	RO		Two-bit network identifier
3	RO	-	Reserved
2	RO		1 when the current packet is considered junk and will be thrown away.
1	RO	0	Set to 1 if the switch is routing data into the link, and if a route exists from another link.
0	RO	0	Set to 1 if the link is routing data into the switch, and if a route is created to another link on the switch.

0x10 .. 0x13: PLink status

C.9 Debug scratch: 0x20 .. 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over the switch. This is the same set of registers as the Debug Scratch registers in the processor status.

0x20 .. 0x27 Debug scratch

Debug	Bits	Perm	Init	Description
scratch	31:0	CRW		Value.

C.10 PC of logical core 0: 0x40

Value of the PC of logical core 0.

0x40 PC of logical core 0

ıl	Bits	Perm	Init	Description
0	31:0	RO		Value.

	Bits	Perm	Init	Description
0x01: System switch	31:24	RO	-	Reserved
	23:16	RO		Number of links on the switch.
	15:8	RO		Number of cores that are connected to this switch.
description	7:0	RO		Number of links per processor.

D.3 Switch configuration: 0x04

This register enables the setting of two security modes (that disable updates to the PLL or any other registers) and the header-mode.

Bits	Perm	Init	Description
31	RO	0	Set to 1 to disable any write access to the configuration registers in this switch.
30:9	RO	-	Reserved
8	RO	0	Set to 1 to disable updates to the PLL configuration register.
7:1	RO	-	Reserved
0	RO	0	Header mode. Set to 1 to enable 1-byte headers. This must be performed on all nodes in the system.

0x04: Switch configuration

D.4 Switch node identifier: 0x05

This register contains the node identifier.

0x05 Switch node identifier

	Bits	Perm	Init	Description
•	31:16	RO	-	Reserved
: r	15:0	RW	0	The unique 16-bit ID of this node. This ID is matched most- significant-bit first with incoming messages for routing pur- poses.

D.5 PLL settings: 0x06

An on-chip PLL multiplies the input clock up to a higher frequency clock, used to clock the I/O, processor, and switch, see Oscillator. Note: a write to this register will cause the tile to be reset.

	Bits	Perm	Init	Description
	31	RW	0	Write '1' to this bit to enable the link, write '0' to disable it. This bit controls the muxing of ports with overlapping links.
	30	RW	0	Set to 0 to operate in 2 wire mode or 1 to operate in 5 wire mode
	29:28	RO	-	Reserved
	27	RO	0	Set to 1 on error: an RX buffer overflow or illegal token encoding has been received. This bit clears on reading.
	26	RO	0	1 if this end of the link has issued credit to allow the remote end to transmit.
	25	RO	0	1 if this end of the link has credits to allow it to transmit.
	24	WO	0	Set to 1 to initialize a half-duplex link. This clears this end of the link's credit and issues a HELLO token; the other side of the link will reply with credits. This bit is self-clearing.
37: nk	23	WO	0	Set to 1 to reset the receiver. The next symbol that is detected will be assumed to be the first symbol in a token. This bit is self-clearing.
	22	RO	-	Reserved
	21:11	RW	0	The number of system clocks between two subsequent transi- tions within a token
nd on	10:0	RW	0	The number of system clocks between two subsequent transmit tokens.

0x80 .. 0x87: Link configuration and initialization

D.15 Static link configuration: 0xA0 .. 0xA7

These registers are used for static (ie, non-routed) links. When a link is made static, all traffic is forwarded to the designated channel end and no routing is attempted. The registers control links C, D, A, B, G, H, E, and F in that order.

	Bits	Perm	Init	Description
-	31	RW	0	Enable static forwarding.
:	30:5	RO	-	Reserved
(1	4:0	RW	0	The destination channel end on this node that packets received in static mode are forwarded to.

-XMOS[®]

0xA0 .. 0xA7 Static link configuration

- ▶ TDO to pin 13 of the xSYS header
- RST_N and TRST_N to pin 15 of the xSYS header
- If MODE2 is configured high, connect MODE2 to pin 3 of the xSYS header. Do not connect to VDDIO.
- If MODE3 is configured high, connect MODE3 to pin 3 of the xSYS header. Do not connect to VDDIO.

The RST_N net should be open-drain, active-low, and have a pull-up to VDDIO.

G.3 Full xSYS header

For a full xSYS header you will need to connect the pins as discussed in Section G.2, and then connect a 2-wire xCONNECT Link to the xSYS header. The links can be found in the Signal description table (Section 4): they are labelled XLA, XLB, etc in the function column. The 2-wire link comprises two inputs and outputs, labelled ${}^{1}_{out}$, ${}^{0}_{out}$, ${}^{0}_{nut}$, ${}^{0}_{in}$, and ${}^{1}_{in}$. For example, if you choose to use XLB of tile 0 for xSCOPE I/O, you need to connect up XLB ${}^{1}_{out}$, XLB ${}^{0}_{out}$, XLB ${}^{1}_{in}$, XLB ${}^{1}_{in}$ as follows:

- XLB¹_{out} (X0D16) to pin 6 of the xSYS header with a 33R series resistor close to the device.
- XLB⁰_{out} (X0D17) to pin 10 of the xSYS header with a 33R series resistor close to the device.
- ▶ XLB⁰_{in} (X0D18) to pin 14 of the xSYS header.
- ▶ XLB¹_{in} (X0D19) to pin 18 of the xSYS header.

-XM()S

H.9 Multi device designs

Skip this section if your design only includes a single XMOS device.

- \Box One device is connected to a SPI flash for booting.
- Devices that boot from link have MODE2 grounded and MODE3 NC. These device must have link XLB connected to a device to boot from (see 7).
- □ If you included an XSYS header, you have included buffers for RST_N, TRST_N, TMS, TCK, MODE2, and MODE3 (Section F).

L Revision History

Date	Description
2013-01-30	New datasheet - revised part numbering
2013-02-26	New multicore microcontroller introduction
	Moved configuration sections to appendices
2013-07-19	Updated Features list with available ports and links - Section 2
	Simplified link bits in Signal Description - Section 4
	New JTAG, xSCOPE and Debugging appendix - Section G
	New Schematics Design Check List - Section H
	New PCB Layout Design Check List - Section I
2013-09-16	Removed references to PCU. Pins set to GND - Section 3
2013-12-09	Added Industrial Ambient Temperature - Section 11.1
2014-07-08	Added PCU_GATE, PCU_CLK, PCU_VDD, PCU_VDDIO to Pin Configuration - Section 3
2015-04-14	Updated Introduction - Section 1; Pin Configuration - Section 3; Signal Descrip- tion - Section 4

XMOS®

Copyright © 2015, All Rights Reserved.

62

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.