



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8sb10f8a-a-qfn24r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2. Ordering Information




Figure 2.1. EFM8SB1 Part Numbering

All EFM8SB1 family members have the following features:

- CIP-51 Core running up to 25 MHz
- Three Internal Oscillators (24.5 MHz, 20 MHz, and 16 kHz)
- SMBus / I2C
- SPI
- UART
- · 3-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- 4 16-bit Timers
- Analog Comparator
- 6-bit current sourc reference
- · 12-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- 16-bit CRC Unit
- AEC-Q100 qualified (Grade 3)
- · Pre-loaded UART bootloader

In addition to these features, each part number in the EFM8SB1 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Capacitive Touch Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8SB10F8G-A-QSOP24	8	512	17	10	14	Yes	-40 to +85 C	QSOP24
EFM8SB10F8G-A-QFN24	8	512	17	10	14	Yes	-40 to +85 C	QFN24
EFM8SB10F8G-A-QFN20	8	512	16	9	13	Yes	-40 to +85 C	QFN20
EFM8SB10F8G-A-CSP16	8	512	13	9	12	Yes	-40 to +85 C	CSP16
EFM8SB10F4G-A-QFN20	4	512	16	9	13	Yes	-40 to +85 C	QFN20

3.7 Analog

Capacitive Sense (CS0)

The Capacitive Sense subsystem uses a capacitance-to-digital circuit to determine the capacitance on a port pin. The module can take measurements from different port pins using the module's analog multiplexer. The module can be configured to take measurements on one port pin, a group of port pins one-by-one using auto-scan, or the total capacitance on multiple channels together. A selectable gain circuit allows the designer to adjust the maximum allowable capacitance. An accumulator is also included, which can be configured to average multiple conversions on an input channel. Interrupts can be generated when the CS0 peripheral completes a conversion or when the measured value crosses a configurable threshold.

The Capacitive Sense module includes the following features:

- · Measure multiple pins one-by-one using auto-scan or total capacitance on multiple channels together.
- Configurable input gain.
- · Hardware auto-accumulate and average.
- · Multiple internal start-of-conversion sources.
- · Operational in Suspend when all other clocks are disabled.
- Interrupts available at the end of a conversion or when the measured value crosses a configurable threshold.

Programmable Current Reference (IREF0)

The programmable current reference (IREF0) module enables current source or sink with two output current settings: Low Power Mode and High Current Mode. The maximum current output in Low Power Mode is 63 μ A (1 μ A steps) and the maximum current output in High Current Mode is 504 μ A (8 μ A steps).

The IREF module includes the following features:

- · Capable of sourcing or sinking current in programmable steps.
- Two operational modes: Low Power Mode and High Current Mode.
- Fine-tuning mode for higher output precision available in conjunction with the PCA0 module.

12-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12-, 10-, and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- · Up to 10 external inputs.
- Single-ended 12-bit and 10-bit modes.
- Supports an output update rate of 75 ksps samples per second in 12-bit mode or 300 ksps samples per second in 10-bit mode.
- Operation in low power modes at lower conversion speeds.
- · Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- · Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- · Conversion complete and window compare interrupts supported.
- Flexible output data formatting.
- · Includes an internal 1.65 V fast-settling reference and support for external reference.
- Integrated temperature sensor.

3.10 Bootloader

All devices come pre-programmed with a UART bootloader. This bootloader resides in the last page of flash and can be erased if it is not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio by using the [Application Notes] tile.




Figure 3.2. Flash Memory Map with Bootloader—8 kB Devices

Bootloader	Pins for Bootload Communication
UART	TX – P0.4
	RX – P0.5

Table 4.9. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}	12 Bit Mode		12		Bits
		10 Bit Mode		10		Bits
Throughput Rate	f _S	12 Bit Mode	_	_	75	ksps
		10 Bit Mode	_	_	300	ksps
Tracking Time	t _{TRK}	Initial Acquisition	1.5	_	_	us
		Subsequent Acquisitions (DC in- put, burst mode)	1.1	_	-	us
Power-On Time	t _{PWR}		1.5	_	_	μs
SAR Clock Frequency	f _{SAR}	High Speed Mode,	_	_	8.33	MHz
		Low Power Mode	_	_	4.4	MHz
Conversion Time	T _{CNV}	10-Bit Conversion	13	_	_	Clocks
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	16	_	pF
		Gain = 0.5	_	13	_	pF
Input Pin Capacitance	C _{IN}		_	20	_	pF
Input Mux Impedance	R _{MUX}		_	5	_	kΩ
Voltage Reference Range	V _{REF}		1	_	V _{DD}	V
Input Voltage Range ¹	V _{IN}	Gain = 1	0	_	V _{REF}	V
		Gain = 0.5	0	_	2 x V _{REF}	V
Power Supply Rejection Ratio	PSRR _{ADC}	Internal High Speed VREF	_	67	_	dB
		External VREF	_	74	_	dB
DC Performance				I		
Integral Nonlinearity	INL	12 Bit Mode	_	±1	±1.5	LSB
		10 Bit Mode	_	±0.5	±1	LSB
Differential Nonlinearity (Guaran-	DNL	12 Bit Mode	_	±0.8	±1	LSB
teed Monotonic)		10 Bit Mode	_	±0.5	±1	LSB
Offset Error	E _{OFF}	12 Bit Mode, VREF = 1.65 V	-3	0	3	LSB
		10 Bit Mode, VREF = 1.65 V	-2	0	2	LSB
Offset Temperature Coefficient	TC _{OFF}		_	0.004	_	LSB/°C
Slope Error	E _M	12 Bit Mode	_	±0.02	±0.1	%
		10 Bit Mode	_	±0.06	±0.24	%
Dynamic Performance 10 kHz Si	ne Wave Inp	ut 1dB below full scale, Max throug	jhput	1	1	
Signal-to-Noise	SNR	12 Bit Mode	62	65	_	dB
		10 Bit Mode	54	58	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Signal-to-Noise Plus Distortion	SNDR	12 Bit Mode	62	65	_	dB
		10 Bit Mode	54	58	_	dB
Total Harmonic Distortion (Up to	THD	12 Bit Mode	_	-76	_	dB
5th Harmonic)		10 Bit Mode	_	-73	58 — 76 — 73 — 32 —	dB
Spurious-Free Dynamic Range	SFDR	12 Bit Mode	_	82	_	dB
		10 Bit Mode	_	75	_	dB

Note:

1. Absolute input pin voltage is limited by the V_{DD} supply.

2. INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.

3. The maximum code in 12-bit mode is 0xFFFC. The Full Scale Error is referenced from the maximum code.

4.1.10 Voltage Reference

Table 4.10. Voltage Reference

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Internal Fast Settling Referen	ce					
Output Voltage	V _{REFFS}		1.62	1.65	1.68	V
Temperature Coefficient	TC _{REFFS}		_	50	_	ppm/°C
Turn-on Time	t _{REFFS}		—	—	1.5	μs
Power Supply Rejection	PSRR _{REF} FS		_	400	_	ppm/V
External Reference	I		I	1	1	1
Input Voltage	V _{EXTREF}		1	_	V _{DD}	V
Input Current	I _{EXTREF}	Sample Rate = 300 ksps; VREF = 3.0 V	—	5.25	—	μA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Negative Hysteresis	HYS _{CP-}	CPHYN = 00	_	-1.5	_	mV
Mode 3 (CPMD = 11)		CPHYN = 01	—	-4	_	mV
		CPHYN = 10	—	-8	_	mV
		CPHYN = 11	_	-16	_	mV
Input Range (CP+ or CP-)	V _{IN}		-0.25	—	V _{DD} +0.25	V
Input Pin Capacitance	C _{CP}		—	12	-	pF
Common-Mode Rejection Ratio	CMRR _{CP}		—	70	-	dB
Power Supply Rejection Ratio	PSRR _{CP}		—	72	-	dB
Input Offset Voltage	V _{OFF}	T _A = 25 °C	-10	0	10	mV
Input Offset Tempco	TC _{OFF}		_	3.5	-	μV/°C

4.1.13 Programmable Current Reference (IREF0)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Static Performance						
Resolution	N _{bits}			6		bits
Output Compliance Range	V _{IOUT}	Low Power Mode, Source	0	_	V _{DD} – 0.4	V
		High Current Mode, Source	0	_	V _{DD} – 0.8	V
		Low Power Mode, Sink	0.3	_	V _{DD}	V
		High Current Mode, Sink	0.8	_	V _{DD}	V
Integral Nonlinearity	INL			<±0.2	±1.0	LSB
Differential Nonlinearity	DNL			<±0.2	±1.0	LSB
Offset Error	E _{OFF}		_	<±0.1	±0.5	LSB
Full Scale Error	E _{FS}	Low Power Mode, Source		_	±5	%
		High Current Mode, Source	_	_	±6	%
		Low Power Mode, Sink	_	_	±8	%
		High Current Mode, Sink	_	_	±8	%
Absolute Current Error	E _{ABS}	Low Power Mode Sourcing 20 µA	_	<±1	±3	%
Dynamic Performance						
Output Settling Time to 1/2 LSB	t _{SETTLE}			300	—	ns
Startup Time	t _{PWR}			1	_	μs

4.2 Thermal Conditions

Table 4.18. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance*	θ _{JA}	QFN-24 Packages	_	35	_	°C/W
		QFN-20 Packages	_	60	_	°C/W
		QSOP-24 Packages	_	65	_	°C/W
Note: 1. Thermal resistance assume	es a multi-layer l	PCB with any exposed pad soldered to	a PCB pad		1	1

4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.19 Absolute Maximum Ratings on page 28 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Parameter	Symbol	Test Condition	Min	Мах	Unit
Ambient Temperature Under Bias	T _{BIAS}		-55	125	°C
Storage Temperature	T _{STG}		-65	150	°C
Voltage on V _{DD}	V _{DD}		GND-0.3	4.0	V
Voltage on I/O pins or RSTb	V _{IN}		GND-0.3	V _{DD} + 0.3	V
Total Current Sunk into Supply Pin	I _{VDD}		_	400	mA
Total Current Sourced out of Ground Pin	I _{GND}		400	—	mA
Current Sourced or Sunk by Any I/O Pin or RSTb	I _{IO}		-100	100	mA
Maximum Total Current through all Port Pins	I _{IOTOT}		_	200	mA
Operating Junction Temperature	TJ		-40	105	°C


Table 4.19. Absolute Maximum Ratings

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
3	GND	Ground			
4	VDD	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
6	P2.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
7	P1.7	Multifunction I/O	Yes	P1MAT.7	XTAL4
8	P1.6	Multifunction I/O	Yes	P1MAT.6	XTAL3
9	P1.5	Multifunction I/O	Yes	P1MAT.5	CS0.13
10	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
					CS0.11
11	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
					CS0.10
12	GND	Ground			
13	P1.1	Multifunction I/O	Yes	P1MAT.1	CMP0N.4
					CS0.9
14	P1.0	Multifunction I/O	Yes	P1MAT.0	CMP0P.4
					CS0.8
15	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	CS0.7
				INT1.7	IREF0
16	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CS0.6
				INT0.6	
				INT1.6	
17	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CS0.5
				INT1.5	
18	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CS0.4
				INT1.4	
19	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	CS0.3
				WAKEOUT	XTAL2
				INT0.3	
				INT1.3	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
23	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CS0.4
				INT1.4	
24	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	CS0.3
				WAKEOUT	XTAL2
				INT0.3	
				INT1.3	

6.4 EFM8SB1x-CSP16 Pin Definitions

CSP devices can be handled and soldered using industry standard surface mount assembly techniques. However, because CSP devices are essentially a piece of silicon and are not encapsulated in plastic, they are susceptible to mechanical damage and may be sensitive to light. When CSP packages must be used in an environment exposed to light, it may be necessary to cover the top and sides with an opaque material.



16 pin CSP (Top View)

Figure 6.4. EFM8SB1x-CSP16 Pinout

Table 6.4. Pin Definitions for EFM8SB1x-CSP16

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
A1	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	CS0.7
				INT1.7	IREF0
A2	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CS0.5
				INT1.5	
A3	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CS0.4
				INT1.4	

Dimension	Min	Тур	Мах						
E1		1.20 BSC							
SD		0.2							
SE		0.2							
n		16							
ааа		0.03							
bbb		0.06							
ссс		0.05							
ddd		0.015							

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. Primary datum "C" and seating plane are defined by the spherical crowns of the solder balls.

4. Dimension "b" is measured at the maximum solder bump diameter, parallel to primary datum "C".

5. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

7.2 CSP16 PCB Land Pattern




Figure 7.2. CSP16 PCB Land Pattern Drawing

Table 7.2.	CSP16 PCB Land	Pattern Dimensions
------------	----------------	---------------------------

Dimension	Min	Max
x	0.2	20
C1	1.:	20
C2	1.:	20
E1	0.4	40
E2	0.4	40

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.

3. This Land Pattern Design is based on the IPC-7351 guidelines.

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

6. The stencil thickness should be 0.075 mm (3 mils).

7. A stencil of square aperture (0.22 x 0.22 mm) is recommended.

8. A No-Clean, Type-3 solder paste is recommended.

9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.3 CSP16 Package Marking





Figure 7.3. CSP16 Package Marking

The package marking consists of:

- PPPP The part number designation.
- TTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.

8. QFN20 Package Specifications

8.1 QFN20 Package Dimensions






Table 8.1. QFN20 Package Dimensions

Dimension	Min	Тур	Мах							
A	0.50	0.55	0.60							
A1	0.00	—	0.05							
b	0.20	0.25	0.30							
b1	0.275	0.325	0.375							
D		3.00 BSC								
D2	1.6	1.6 1.70								
e		0.50 BSC								
e1		0.513 BSC								
E		3.00 BSC								
E2	1.60	1.70	1.80							
L	0.35	0.40	0.45							

8.2 QFN20 PCB Land Pattern




Figure 8.2. QFN20 PCB Land Pattern Drawing

Table 8.2.	QFN20 PCB La	and Pattern	Dimensions
------------	--------------	-------------	------------

Dimension	Min	Мах						
C1	2.70							
C2	2.70							
C3	2.53							
C4	2.53							
E	0.50 REF							
X1	0.20	0.30						
X2	0.24	.034						
X3	1.70	1.80						
Y1	0.50	0.60						
Y2	0.24	0.34						
Y3	1.70	1.80						

Dimension	Min	Тур	Мах								
Note:	·										
1. All dimensions shown are in millimeters (mm) unless otherwise noted.											
2. Dimensioning and Toler	ancing per ANSI Y14.5M-1994.										
3. This drawing conforms t	o JEDEC Solid State Outline MO-220										
4. Recommended card ref	ow profile is per the JEDEC/IPC J-ST	D-020C specification for Small Boo	lv Components.								

Max

Note:

Dimension

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2 x 2 array of 1.10 mm x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.3 QFN24 Package Marking





The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

10. QSOP24 Package Specifications

10.1 QSOP24 Package Dimensions




Figure 10.1. QSOP24 Package Drawing

Table 10.1. QSOP24 Package Dimensions

Dimension	Min	Тур	Мах						
A	_	—	1.75						
A1	0.10	—	0.25						
b	0.20	—	0.30						
С	0.10	_	0.25						
D	8.65 BSC								
E		6.00 BSC							
E1		3.90 BSC							
e		0.635 BSC							
L	0.40	—	1.27						
theta	0°	—	8°						

	6.1	EFM8SB1x-QFN20 Pin Definitions																				.33
	6.2	EFM8SB1x-QFN24 Pin Definitions																				.36
	6.3	EFM8SB1x-QSOP24 Pin Definition	s																			.39
	6.4	EFM8SB1x-CSP16 Pin Definitions																				.42
7.	CSP	16 Package Specifications.																				44
		CSP16 Package Dimensions																				
	7.2	CSP16 PCB Land Pattern																				.46
	7.3	CSP16 Package Marking																				.47
8. (QFN	20 Package Specifications.																				48
-	8.1	QFN20 Package Dimensions																				
	8.2	QFN20 PCB Land Pattern																				
		QFN20 Package Marking																				
9 (24 Package Specifications.																				
J .		QFN24 Package Dimensions.																				
		QFN24 PCB Land Pattern																				
		QFN24 Package Marking																				
40																						
10.		OP24 Package Specifications																				
	10.1																					
	10.2																					
	10.3	3 QSOP24 Package Marking		•	•	•	•	•	•		•	•	•	•	•	•	•	•	•			.59
11.	Re	vision History	•	•	•	•			•		•		•		•			•		•		60
	11.1	Revision 1.3						•									•					.60
	11.2	2 Revision 1.2																				.60
	11.3	3 Revision 1.1				•		•			•						•	•				.60
Tab	ole o	of Contents																				61





Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







Supp

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com