



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | CIP-51 8051   |
| Core Size                  | 8-Bit   |
| Speed                      | 25MHz   |
| Connectivity               | I <sup>2</sup> C, SMBus, SPI, UART/USART                              |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                 |
| Number of I/O              | 17  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 512 x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 10x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 24-WFQFN Exposed Pad  |
| Supplier Device Package    | 24-QFN (4x4)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/silicon-labs/efm8sb10f8g-a-qfn24 |
|                            |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Ordering Part<br>Number | Flash Memory (kB) | RAM (Bytes) | Digital Port<br>I/Os (Total) | ADC0 Channels | Capacitive<br>Touch Inputs | Pb-free<br>(RoHS Compliant) | Temperature Range | Package |
|-------------------------|-------------------|-------------|------------------------------|---------------|----------------------------|-----------------------------|-------------------|---------|
| EFM8SB10F2G-A-QFN20     | 2                 | 256         | 16                           | 9             | 13                         | Yes                         | -40 to +85 C      | QFN20   |
| EFM8SB10F8A-A-QFN24     | 8                 | 512         | 17                           | 10            | 14                         | Yes                         | -40 to +85 C      | QFN24   |
| EFM8SB10F8A-A-QFN20     | 8                 | 512         | 16                           | 9             | 13                         | Yes                         | -40 to +85 C      | QFN20   |

The A-grade (i.e. EFM8SB10F8A-A-QFN20) devices receive full automotive quality production status, including AEC-Q100 qualification, registration with International Material Data System (IMDS), and Part Production Approval Process (PPAP) documentation. PPAP documentation is available at www.silabs.com with a registered and NDA approved user account.

# 3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

#### Table 3.1. Power Modes

| Power Mode         | Details  | Mode Entry   | Wake-Up Sources  |
|--------------------|--|--|--|
| Normal             | Core and all peripherals clocked and fully operational   | —  | —  |
| Idle               | <ul> <li>Core halted</li> <li>All peripherals clocked and fully operational</li> <li>Code resumes execution on wake event</li> </ul>   | Set IDLE bit in PCON0  | Any interrupt  |
| Suspend            | <ul> <li>Core and digital peripherals halted</li> <li>Internal oscillators disabled</li> <li>Code resumes execution on wake event</li> </ul>   | <ol> <li>Switch SYSCLK to<br/>HFOSC0 or LPOSC0</li> <li>Set SUSPEND bit in<br/>PMU0CF</li> </ol> | <ul> <li>RTC0 Alarm Event</li> <li>RTC0 Fail Event</li> <li>CS0 Interrupt</li> <li>Port Match Event</li> <li>Comparator 0 Rising<br/>Edge</li> </ul> |
| Stop               | <ul> <li>All internal power nets shut down</li> <li>Pins retain state</li> <li>Exit on any reset source</li> </ul>   | Set STOP bit in PCON0  | Any reset source   |
| Sleep <sup>1</sup> | <ul> <li>Most internal power nets shut down</li> <li>Select circuits remain powered</li> <li>Pins retain state</li> <li>All RAM and SFRs retain state</li> <li>Code resumes execution on wake event</li> </ul> | <ol> <li>Disable unused ana-<br/>log peripherals</li> <li>Set SLEEP bit in<br/>PMU0CF</li> </ol> | <ul> <li>RTC0 Alarm Event</li> <li>RTC0 Fail Event</li> <li>Port Match Event</li> <li>Comparator 0 Rising<br/>Edge</li> </ul>                        |

1. Entering Sleep may disconnect the active debug session.

# 3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P1.7 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pin P2.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.7.

- Up to 17 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each pin.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- · Up to 16 direct-pin interrupt sources with shared interrupt vector (Port Match).

#### 3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 20 MHz low power oscillator divided by 8.

- Provides clock to core and peripherals.
- 20 MHz low power oscillator (LPOSC0), accurate to ±10% over supply and temperature corners.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 16.4 kHz low-frequency oscillator (LFOSC0) or external RTC 32 kHz crystal.
- · External RC, C, CMOS, and high-frequency crystal clock options (EXTCLK).
- Clock divider with eight settings for flexible clock scaling: Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.

#### 3.5 Counters/Timers and PWM

#### Real Time Clock (RTC0)

The RTC is an ultra low power, 36 hour 32-bit independent time-keeping Real Time Clock with alarm. The RTC has a dedicated 32 kHz oscillator. No external resistor or loading capacitors are required, and a missing clock detector features alerts the system if the external crystal fails. The on-chip loading capacitors are programmable to 16 discrete levels allowing compatibility with a wide range of crystals.

The RTC module includes the following features:

- Up to 36 hours (32-bit) of independent time keeping.
- Support for internal 16.4 kHz low frequency oscillator (LFOSC0) or external 32 kHz crystal (crystal not available on CSP16 packages).
- · Internal crystal loading capacitors with 16 levels.
- · Operation in the lowest power mode and across the full supported voltage range.
- · Alarm and oscillator failure events to wake from the lowest power mode or reset the device.
- · Buffered clock output available for other system devices even in the lowest power mode.

# Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- · 16-bit time base.
- · Programmable clock divisor and clock source selection.
- · Up to three independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (edge-aligned operation).
- · Frequency output mode.
- · Capture on rising, falling or any edge.
- · Compare function for arbitrary waveform generation.
- Software timer (internal compare) mode.
- Integrated watchdog timer.

# Timers (Timer 0, Timer 1, Timer 2, and Timer 3)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2 and Timer 3 are 16-bit timers including the following features:

- Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- · 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- · Comparator 0 or RTC0 capture (Timer 2)
- RTC0 or EXTCLK/8 capture (Timer 3)

#### Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) integrated within the PCA0 peripheral. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software. The state of the RSTb pin is unaffected by this reset.

The Watchdog Timer integrated in the PCA0 peripheral has the following features:

- · Programmable timeout interval
- Runs from the selected PCA clock source
- · Automatically enabled after any system reset

#### 3.6 Communications and Other Digital Peripherals

#### Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions.
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 8- or 9-bit data.
- · Automatic start and stop generation.
- Single-byte FIFO on transmit and receive.

#### 3.7 Analog

#### **Capacitive Sense (CS0)**

The Capacitive Sense subsystem uses a capacitance-to-digital circuit to determine the capacitance on a port pin. The module can take measurements from different port pins using the module's analog multiplexer. The module can be configured to take measurements on one port pin, a group of port pins one-by-one using auto-scan, or the total capacitance on multiple channels together. A selectable gain circuit allows the designer to adjust the maximum allowable capacitance. An accumulator is also included, which can be configured to average multiple conversions on an input channel. Interrupts can be generated when the CS0 peripheral completes a conversion or when the measured value crosses a configurable threshold.

The Capacitive Sense module includes the following features:

- · Measure multiple pins one-by-one using auto-scan or total capacitance on multiple channels together.
- Configurable input gain.
- · Hardware auto-accumulate and average.
- · Multiple internal start-of-conversion sources.
- · Operational in Suspend when all other clocks are disabled.
- Interrupts available at the end of a conversion or when the measured value crosses a configurable threshold.

#### Programmable Current Reference (IREF0)

The programmable current reference (IREF0) module enables current source or sink with two output current settings: Low Power Mode and High Current Mode. The maximum current output in Low Power Mode is 63  $\mu$ A (1  $\mu$ A steps) and the maximum current output in High Current Mode is 504  $\mu$ A (8  $\mu$ A steps).

The IREF module includes the following features:

- · Capable of sourcing or sinking current in programmable steps.
- Two operational modes: Low Power Mode and High Current Mode.
- Fine-tuning mode for higher output precision available in conjunction with the PCA0 module.

#### 12-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12-, 10-, and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- · Up to 10 external inputs.
- Single-ended 12-bit and 10-bit modes.
- Supports an output update rate of 75 ksps samples per second in 12-bit mode or 300 ksps samples per second in 10-bit mode.
- Operation in low power modes at lower conversion speeds.
- · Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- · Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- · Conversion complete and window compare interrupts supported.
- Flexible output data formatting.
- · Includes an internal 1.65 V fast-settling reference and support for external reference.
- Integrated temperature sensor.

#### Low Current Comparator (CMP0)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator module includes the following features:

- Input options in addition to the pins:
  - Capacitive Sense Comparator output.
  - VDD.
  - · VDD divided by 2.
  - · Internal connection to LDO output.
  - Direct connection to GND.
- · Synchronous and asynchronous outputs can be routed to pins via crossbar.
- Programmable hysteresis between 0 and ±20 mV.
- · Programmable response time.
- Interrupts generated on rising, falling, or both edges.

#### 3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- · External reset pin
- · Comparator reset
- · Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- Flash error reset
- · RTC0 alarm or oscillator failure

#### 3.9 Debugging

The EFM8SB1 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

#### 4.1.4 Flash Memory

#### Table 4.4. Flash Memory

| Parameter                      | Symbol             | Test Condition     | Min  | Тур   | Max | Units  |
|--------------------------------|--------------------|--------------------|------|-------|-----|--------|
| Write Time <sup>1</sup>        | t <sub>WRITE</sub> | One Byte           | 57   | 64    | 71  | μs     |
| Erase Time <sup>1</sup>        | t <sub>ERASE</sub> | One Page           | 28   | 32    | 36  | ms     |
| Endurance (Write/Erase Cycles) | N <sub>WE</sub>    |                    | 20 k | 100 k | —   | Cycles |
| CRC Calculation Time           | t <sub>CRC</sub>   | One 256-Byte Block |      | 21.5  | _   | μs     |
|                                |                    | SYSCLK = 24.5 MHz  |      |       |     |        |

#### Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

2. Data Retention Information is published in the Quarterly Quality and Reliability Report.

#### 4.1.5 Power Management Timing

#### Table 4.5. Power Management Timing

| Parameter                 | Symbol                      | Test Condition                               | Min | Тур | Max | Units   |
|---------------------------|-----------------------------|--|-----|-----|-----|---------|
| Idle Mode Wake-up Time    | t <sub>IDLEWK</sub>         |  | 2   | _   | 3   | SYSCLKs |
| Suspend Mode Wake-up Time | t <sub>SUS-</sub><br>PENDWK | CLKDIV = 0x00<br>Low Power or Precision Osc. | _   | 400 | _   | ns      |
| Sleep Mode Wake-up Time   | t <sub>SLEEPWK</sub>        |  |     | 2   |     | μs      |

# 4.1.6 Internal Oscillators

#### Table 4.6. Internal Oscillators

| Parameter                       | Symbol             | Test Condition                    | Min  | Тур  | Max  | Unit |
|---------------------------------|--------------------|-----------------------------------|------|------|------|------|
| High Frequency Oscillator 0 (24 | .5 MHz)            |                                   |      |      |      |      |
| Oscillator Frequency            | fHFOSC0            | Full Temperature and Supply Range | 24   | 24.5 | 25   | MHz  |
| Low Power Oscillator (20 MHz)   | I                  |                                   |      | 1    | 1    | 1    |
| Oscillator Frequency            | f <sub>LPOSC</sub> | Full Temperature and Supply Range | 18   | 20   | 22   | MHz  |
| Low Frequency Oscillator (16.4  | kHz internal       | RTC oscillator)                   |      |      |      |      |
| Oscillator Frequency            | f <sub>LFOSC</sub> | Full Temperature and Supply Range | 13.1 | 16.4 | 19.7 | kHz  |

# 4.1.7 Crystal Oscillator

| Parameter             | Symbol            | Test Condition | Min  | Тур | Мах | Unit |
|-----------------------|-------------------|----------------|------|-----|-----|------|
| Crystal Frequency     | f <sub>XTAL</sub> |                | 0.02 | —   | 25  | MHz  |
| Crystal Drive Current | I <sub>XTAL</sub> | XFCN = 0       | _    | 0.5 | _   | μA   |
|                       |                   | XFCN = 1       | —    | 1.5 | _   | μA   |
|                       |                   | XFCN = 2       | _    | 4.8 | _   | μA   |
|                       |                   | XFCN = 3       | —    | 14  | _   | μA   |
|                       |                   | XFCN = 4       | _    | 40  | _   | μA   |
|                       |                   | XFCN = 5       | —    | 120 | _   | μA   |
|                       |                   | XFCN = 6       | —    | 550 | _   | μA   |
|                       |                   | XFCN = 7       | _    | 2.6 | —   | mA   |

# Table 4.7. Crystal Oscillator

# 4.1.8 External Clock Input

# Table 4.8. External Clock Input

| Parameter                             | Symbol             | Test Condition | Min | Тур | Max | Unit |
|---------------------------------------|--------------------|----------------|-----|-----|-----|------|
| External Input CMOS Clock             | f <sub>CMOS</sub>  |                | 0   | _   | 25  | MHz  |
| Frequency (at EXTCLK pin)             |                    |                |     |     |     |      |
| External Input CMOS Clock High Time   | t <sub>CMOSH</sub> |                | 18  | _   | _   | ns   |
| External Input CMOS Clock Low<br>Time | t <sub>CMOSL</sub> |                | 18  |     | _   | ns   |

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-----------|--------|----------------|-----|-----|-----|------|
| Note:     |        |                |     |     |     |      |

- 1. The minimum SMBus frequency is limited by the maximum Clock High Period requirement of the SMBus specification.
- 2. The maximum I2C and SMBus frequencies are limited by the minimum Clock Low Period requirements of their respective specifications. The maximum frequency cannot be achieved with all combinations of oscillators and dividers available, but the effective frequency must not exceed 256 kHz.
- 3. Data setup and hold timing at 25 MHz or lower with EXTHOLD set to 1.
- 4. SMBus has a maximum requirement of 50 μs for Clock High Period. Operating frequencies lower than 40 kHz will be longer than 50 μs. I2C can support periods longer than 50 μs.

Table 4.17. SMBus Peripheral Timing Formulas (Master Mode)

| Parameter                                       | Symbol              | Clocks               |
|---|---------------------|----------------------|
| SMBus Operating Frequency                       | f <sub>SMB</sub>    | f <sub>CSO</sub> / 3 |
| Bus Free Time Between STOP and START Conditions | t <sub>BUF</sub>    | 2 / f <sub>CSO</sub> |
| Hold Time After (Repeated) START Condition      | t <sub>HD:STA</sub> | 1 / f <sub>CSO</sub> |
| Repeated START Condition Setup Time             | t <sub>SU:STA</sub> | 2 / f <sub>CSO</sub> |
| STOP Condition Setup Time                       | t <sub>SU:STO</sub> | 2 / f <sub>CSO</sub> |
| Clock Low Period                                | t <sub>LOW</sub>    | 1 / f <sub>CSO</sub> |
| Clock High Period                               | tнідн               | 2 / f <sub>CSO</sub> |
| Note:   | l.                  |                      |

 $1.\,f_{CSO}$  is the SMBus peripheral clock source overflow frequency.




Figure 4.1. SMBus Peripheral Timing Diagram (Master Mode)

#### 4.2 Thermal Conditions

#### Table 4.18. Thermal Conditions

| Parameter                             | Symbol             | Test Condition                       | Min       | Тур | Max | Unit |
|---------------------------------------|--------------------|--------------------------------------|-----------|-----|-----|------|
| Thermal Resistance*                   | θ <sub>JA</sub>    | QFN-24 Packages                      | _         | 35  | _   | °C/W |
|                                       |                    | QFN-20 Packages                      | _         | 60  | _   | °C/W |
|                                       |                    | QSOP-24 Packages                     | _         | 65  | _   | °C/W |
| Note:<br>1. Thermal resistance assume | es a multi-layer l | PCB with any exposed pad soldered to | a PCB pad |     | 1   | 1    |

#### 4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.19 Absolute Maximum Ratings on page 28 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

| Parameter   | Symbol             | Test Condition | Min     | Мах                   | Unit |
|---|--------------------|----------------|---------|-----------------------|------|
| Ambient Temperature Under Bias                    | T <sub>BIAS</sub>  |                | -55     | 125                   | °C   |
| Storage Temperature                               | T <sub>STG</sub>   |                | -65     | 150                   | °C   |
| Voltage on V <sub>DD</sub>                        | V <sub>DD</sub>    |                | GND-0.3 | 4.0                   | V    |
| Voltage on I/O pins or RSTb                       | V <sub>IN</sub>    |                | GND-0.3 | V <sub>DD</sub> + 0.3 | V    |
| Total Current Sunk into Supply Pin                | I <sub>VDD</sub>   |                | _       | 400                   | mA   |
| Total Current Sourced out of Ground<br>Pin        | I <sub>GND</sub>   |                | 400     | —                     | mA   |
| Current Sourced or Sunk by Any I/O<br>Pin or RSTb | I <sub>IO</sub>    |                | -100    | 100                   | mA   |
| Maximum Total Current through all<br>Port Pins    | I <sub>IOTOT</sub> |                | _       | 200                   | mA   |
| Operating Junction Temperature                    | TJ                 |                | -40     | 105                   | °C   |

#### Table 4.19. Absolute Maximum Ratings

| Pin<br>Number | Pin Name | Description         | Crossbar Capability | Additional Digital<br>Functions | Analog Functions |
|---------------|----------|---------------------|---------------------|---------------------------------|------------------|
| 6             | RSTb /   | Active-low Reset /  |                     |                                 |                  |
|               | C2CK     | C2 Debug Clock      |                     |                                 |                  |
| 7             | P2.7 /   | Multifunction I/O / |                     |                                 |                  |
|               | C2D      | C2 Debug Data       |                     |                                 |                  |
| 8             | P1.7     | Multifunction I/O   | Yes                 | P1MAT.7                         | XTAL4            |
| 9             | P1.6     | Multifunction I/O   | Yes                 | P1MAT.6                         | XTAL3            |
| 10            | N/C      | No Connection       |                     |                                 |                  |
| 11            | P1.5     | Multifunction I/O   | Yes                 | P1MAT.5                         | CS0.13           |
| 12            | P1.4     | Multifunction I/O   | Yes                 | P1MAT.4                         | ADC0.12          |
|               |          |                     |                     |                                 | CS0.12           |
| 13            | P1.3     | Multifunction I/O   | Yes                 | P1MAT.3                         | ADC0.11          |
|               |          |                     |                     |                                 | CS0.11           |
| 14            | P1.2     | Multifunction I/O   | Yes                 | P1MAT.2                         | ADC0.10          |
|               |          |                     |                     |                                 | CS0.10           |
| 15            | P1.1     | Multifunction I/O   | Yes                 | P1MAT.1                         | CMP0N.4          |
|               |          |                     |                     |                                 | CS0.9            |
| 16            | P1.0     | Multifunction I/O   | Yes                 | P1MAT.0                         | CMP0P.4          |
|               |          |                     |                     |                                 | CS0.8            |
| 17            | P0.7     | Multifunction I/O   | Yes                 | P0MAT.7                         | ADC0.7           |
|               |          |                     |                     | INT0.7                          | CS0.7            |
|               |          |                     |                     | INT1.7                          | IREF0            |
| 18            | P0.6     | Multifunction I/O   | Yes                 | P0MAT.6                         | ADC0.6           |
|               |          |                     |                     | CNVSTR                          | CS0.6            |
|               |          |                     |                     | INT0.6                          |                  |
|               |          |                     |                     | INT1.6                          |                  |
| 19            | P0.5     | Multifunction I/O   | Yes                 | P0MAT.5                         | ADC0.5           |
|               |          |                     |                     | INT0.5                          | CS0.5            |
|               |          |                     |                     | INT1.5                          |                  |
| 20            | P0.4     | Multifunction I/O   | Yes                 | P0MAT.4                         | ADC0.4           |
|               |          |                     |                     | INT0.4                          | CS0.4            |
|               |          |                     |                     | INT1.4                          |                  |
| 21            | P0.3     | Multifunction I/O   | Yes                 | P0MAT.3                         | ADC0.3           |
|               |          |                     |                     | EXTCLK                          | CS0.3            |
|               |          |                     |                     | WAKEOUT                         | XTAL2            |
|               |          |                     |                     | INT0.3                          |                  |
|               |          |                     |                     | INT1.3                          |                  |

| Pin<br>Number | Pin Name | Description       | Crossbar Capability | Additional Digital<br>Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 22            | P0.2     | Multifunction I/O | Yes                 | P0MAT.2                         | ADC0.2           |
|               |          |                   |                     | RTCOUT                          | CS0.2            |
|               |          |                   |                     | INT0.2                          | XTAL1            |
|               |          |                   |                     | INT1.2                          |                  |
| 23            | P0.1     | Multifunction I/O | Yes                 | P0MAT.1                         | ADC0.1           |
|               |          |                   |                     | INT0.1                          | CS0.1            |
|               |          |                   |                     | INT1.1                          | AGND             |
| 24            | P0.0     | Multifunction I/O | Yes                 | P0MAT.0                         | CS0.0            |
|               |          |                   |                     | INT0.0                          | VREF             |
|               |          |                   |                     | INT1.0                          |                  |
| Center        | GND      | Ground            |                     |                                 |                  |




Figure 6.3. EFM8SB1x-QSOP24 Pinout


| Table 6.3. | Pin Definitions | for EFM8SB1x-QSOP24 |
|------------|-----------------|---------------------|
|------------|-----------------|---------------------|

| Pin<br>Number | Pin Name | Description       | Crossbar Capability | Additional Digital<br>Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 1             | P0.2     | Multifunction I/O | Yes                 | P0MAT.2                         | ADC0.2           |
|               |          |                   |                     | RTCOUT                          | CS0.2            |
|               |          |                   |                     | INT0.2                          | XTAL1            |
|               |          |                   |                     | INT1.2                          |                  |
| 2             | P0.1     | Multifunction I/O | Yes                 | P0MAT.1                         | ADC0.1           |
|               |          |                   |                     | INT0.1                          | CS0.1            |
|               |          |                   |                     | INT1.1                          | AGND             |

| Pin<br>Number | Pin Name | Description         | Crossbar Capability | Additional Digital<br>Functions | Analog Functions |
|---------------|----------|---------------------|---------------------|---------------------------------|------------------|
| 3             | P0.0     | Multifunction I/O   | Yes                 | P0MAT.0                         | CS0.0            |
|               |          |                     |                     | INT0.0                          | VREF             |
|               |          |                     |                     | INT1.0                          |                  |
| 4             | N/C      | No Connection       |                     |                                 |                  |
| 5             | GND      | Ground              |                     |                                 |                  |
| 6             | VDD      | Supply Power Input  |                     |                                 |                  |
| 7             | N/C      | No Connection       |                     |                                 |                  |
| 8             | N/C      | No Connection       |                     |                                 |                  |
| 9             | RSTb /   | Active-low Reset /  |                     |                                 |                  |
|               | C2CK     | C2 Debug Clock      |                     |                                 |                  |
| 10            | P2.7 /   | Multifunction I/O / |                     |                                 |                  |
|               | C2D      | C2 Debug Data       |                     |                                 |                  |
| 11            | P1.7     | Multifunction I/O   | Yes                 | P1MAT.7                         | XTAL4            |
| 12            | P1.6     | Multifunction I/O   | Yes                 | P1MAT.6                         | XTAL3            |
| 13            | N/C      | No Connection       |                     |                                 |                  |
| 14            | P1.5     | Multifunction I/O   | Yes                 | P1MAT.5                         | CS0.13           |
| 15            | P1.4     | Multifunction I/O   | Yes                 | P1MAT.4                         | ADC0.12          |
|               |          |                     |                     |                                 | CS0.12           |
| 16            | P1.3     | Multifunction I/O   | Yes                 | P1MAT.3                         | ADC0.11          |
|               |          |                     |                     |                                 | CS0.11           |
| 17            | P1.2     | Multifunction I/O   | Yes                 | P1MAT.2                         | ADC0.10          |
|               |          |                     |                     |                                 | CS0.10           |
| 18            | P1.1     | Multifunction I/O   | Yes                 | P1MAT.1                         | CMP0N.4          |
|               |          |                     |                     |                                 | CS0.9            |
| 19            | P1.0     | Multifunction I/O   | Yes                 | P1MAT.0                         | CMP0P.4          |
|               |          |                     |                     |                                 | CS0.8            |
| 20            | P0.7     | Multifunction I/O   | Yes                 | P0MAT.7                         | ADC0.7           |
|               |          |                     |                     | INT0.7                          | CS0.7            |
|               |          |                     |                     | INT1.7                          | IREF0            |
| 21            | P0.6     | Multifunction I/O   | Yes                 | P0MAT.6                         | ADC0.6           |
|               |          |                     |                     | CNVSTR                          | CS0.6            |
|               |          |                     |                     | INT0.6                          |                  |
|               |          |                     |                     | INT1.6                          |                  |
| 22            | P0.5     | Multifunction I/O   | Yes                 | P0MAT.5                         | ADC0.5           |
|               |          |                     |                     | INT0.5                          | CS0.5            |
|               |          |                     |                     | INT1.5                          |                  |

#### 6.4 EFM8SB1x-CSP16 Pin Definitions

CSP devices can be handled and soldered using industry standard surface mount assembly techniques. However, because CSP devices are essentially a piece of silicon and are not encapsulated in plastic, they are susceptible to mechanical damage and may be sensitive to light. When CSP packages must be used in an environment exposed to light, it may be necessary to cover the top and sides with an opaque material.




16 pin CSP (Top View)

Figure 6.4. EFM8SB1x-CSP16 Pinout

#### Table 6.4. Pin Definitions for EFM8SB1x-CSP16

| Pin<br>Number | Pin Name | Description       | Crossbar Capability | Additional Digital<br>Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| A1            | P0.7     | Multifunction I/O | Yes                 | P0MAT.7                         | ADC0.7           |
|               |          |                   |                     | INT0.7                          | CS0.7            |
|               |          |                   |                     | INT1.7                          | IREF0            |
| A2            | P0.5     | Multifunction I/O | Yes                 | P0MAT.5                         | ADC0.5           |
|               |          |                   |                     | INT0.5                          | CS0.5            |
|               |          |                   |                     | INT1.5                          |                  |
| A3            | P0.4     | Multifunction I/O | Yes                 | P0MAT.4                         | ADC0.4           |
|               |          |                   |                     | INT0.4                          | CS0.4            |
|               |          |                   |                     | INT1.4                          |                  |

#### 7.3 CSP16 Package Marking



# Figure 7.3. CSP16 Package Marking

The package marking consists of:

- PPPP The part number designation.
- TTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.

# 9. QFN24 Package Specifications

# 9.1 QFN24 Package Dimensions




Figure 9.1. QFN24 Package Drawing

| Table 9.1. | QFN24 | Package  | Dimensions |
|------------|-------|----------|------------|
|            |       | . aonago |            |

| Dimension | Min      | Тур      | Мах  |  |
|-----------|----------|----------|------|--|
| A         | 0.70     | 0.75     | 0.80 |  |
| A1        | 0.00     | _        | 0.05 |  |
| b         | 0.18     | 0.25     | 0.30 |  |
| D         |          | 4.00 BSC |      |  |
| D2        | 2.35     | 2.45     | 2.55 |  |
| е         | 0.50 BSC |          |      |  |
| E         |          | 4.00 BSC |      |  |
| E2        | 2.35     | 2.45     | 2.55 |  |
| L         | 0.30     | 0.40     | 0.50 |  |
| ааа       | —        | _        | 0.10 |  |
| bbb       | —        | —        | 0.10 |  |
| ссс       | _        | —        | 0.08 |  |
| ddd       | _        | _        | 0.10 |  |

| Min | Тур  | Мах                  |
|-----|------|----------------------|
|     | 0.20 |                      |
|     | 0.18 |                      |
|     | 0.10 |                      |
|     | 0.10 |                      |
|     | Min  | 0.20<br>0.18<br>0.10 |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-137, variation AE.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 10.2 QSOP24 PCB Land Pattern




Figure 10.2. QSOP24 PCB Land Pattern Drawing

| Table 10.2. Q | QSOP24 PCB Land | Pattern Dimensions |
|---------------|-----------------|--------------------|
|---------------|-----------------|--------------------|

| Dimension | Min       | Мах  |  |  |
|-----------|-----------|------|--|--|
| С         | 5.20      | 5.30 |  |  |
| E         | 0.635 BSC |      |  |  |
| X         | 0.30      | 0.40 |  |  |
| Y         | 1.50      | 1.60 |  |  |

#### Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This land pattern design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# **Table of Contents**

| 1. | Feature List  | • | . 1 |
|----|---|---|-----|
| 2. | Ordering Information  |   | . 2 |
| 3. | System Overview   |   | . 4 |
|    | 3.1 Introduction  |   | . 4 |
|    | 3.2 Power   |   | . 5 |
|    | 3.3 I/O   |   | . 5 |
|    | 3.4 Clocking  |   | . 6 |
|    | 3.5 Counters/Timers and PWM   |   | . 6 |
|    | 3.6 Communications and Other Digital Peripherals  |   |     |
|    | 3.7 Analog  |   |     |
|    | 3.8 Reset Sources   |   |     |
|    | 3.9 Debugging   |   |     |
|    | 3.10 Bootloader   |   |     |
|    |   |   |     |
| 4. |   |   |     |
|    | 4.1 Electrical Characteristics  |   |     |
|    | 4.1.2 Power Consumption   |   |     |
|    | 4.1.3 Reset and Supply Monitor  |   |     |
|    | 4.1.4 Flash Memory  |   |     |
|    | 4.1.5 Power Management Timing   |   | .17 |
|    | 4.1.6 Internal Oscillators.   |   |     |
|    | 4.1.7 Crystal Oscillator  |   |     |
|    | 4.1.8 External Clock Input  |   |     |
|    | 4.1.9 ADC   |   |     |
|    |   |   |     |
|    | 4.1.11 Temperature Sensor   |   |     |
|    | 4.1.12 Comparators  |   |     |
|    | 4.1.13       Programmable Current Reference (IREF0)         4.1.14       Capacitive Sense (CS0) |   |     |
|    | 4.1.14 Capacitive Sense (CSO)   |   |     |
|    | 4.1.16 SMBus  |   |     |
|    | 4.2 Thermal Conditions  |   |     |
|    | 4.3 Absolute Maximum Ratings  |   |     |
|    | 4.4 Typical Performance Curves  |   |     |
| 5  |   |   |     |
| J. | Typical Connection Diagrams   |   |     |
|    | 5.1 Power   |   |     |
|    | 5.2 Debug   |   |     |
|    | 5.3 Other Connections   | • | .32 |
| 6. | Pin Definitions   |   | 33  |