

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Active                                                                      |
|----------------------------|-----------------------------------------------------------------------------|
| Core Processor             | F <sup>2</sup> MC-16F                                                       |
| Core Size                  | 16-Bit                                                                      |
| Speed                      | 16MHz                                                                       |
| Connectivity               | EBI/EMI, UART/USART                                                         |
| Peripherals                | POR, PWM, WDT                                                               |
| Number of I/O              | 102                                                                         |
| Program Memory Size        | 64KB (64K x 8)                                                              |
| Program Memory Type        | Mask ROM                                                                    |
| EEPROM Size                | -                                                                           |
| RAM Size                   | 3K x 8                                                                      |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                   |
| Data Converters            | A/D 16x10b                                                                  |
| Oscillator Type            | External                                                                    |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                          |
| Mounting Type              | Surface Mount                                                               |
| Package / Case             | 120-BQFP                                                                    |
| Supplier Device Package    | 120-QFP (28x28)                                                             |
| Purchase URL               | https://www.e-xfl.com/product-detail/infineon-technologies/mb90223pf-gt-375 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### PIN ASSIGNMENT





Note: The pull-up and pull-down resistors are always connected, regardless of the state.

(Continued)

## 8. Power-on Sequence for A/D Converter Power Supplies and Analog Inputs

Be sure to turn on the digital power supply (Vcc) before applying voltage to the A/D converter power supplies (AVcc, AVRH, and AVRL) and analog inputs (AN00 to AN15).

When turning power supplies off, turn off the A/D converter power supplies (AVcc, AVRH, and AVRL) and analog inputs (AN00 to AN15) first, then the digital power supply (Vcc).

When turning AVRH on or off, be careful not to let it exceed AVcc.

## 5. Recommended Screening Conditions

High temperature aging is recommended as the pre-assembly screening procedure.



## 6. Programming Yeild

MB90P224A/P224B cannot be write-tested for all bits due to their nature. Therefore the write yield cannot always be guaranteed to be 100%.

## 7. Pin Assignments in EPROM Mode

#### (1) Pins Compatible with MBM27C1000

| MBM27   | 7C1000   | MB90P224<br>MB90W224 | A/P224B/<br>A/W224B | MBM2    | 27C1000  | MB90P22<br>MB90W22 | 4A/P224B/<br>4A/W224B |
|---------|----------|----------------------|---------------------|---------|----------|--------------------|-----------------------|
| Pin no. | Pin name | Pin no.              | Pin name            | Pin no. | Pin name | Pin no.            | Pin name              |
| 1       | Vpp      | 87                   | MD2 (Vpp)           | 32      | Vcc      | 8, 54, 94          | Vcc                   |
| 2       | OE       | 83                   | P55                 | 31      | PGM      | 84                 | P56                   |
| 3       | A15      | 7                    | P37                 | 30      | N.C.     | _                  | —                     |
| 4       | A12      | 4                    | P34                 | 29      | A14      | 6                  | P36                   |
| 5       | A07      | 118                  | P27                 | 28      | A13      | 5                  | P35                   |
| 6       | A06      | 117                  | P26                 | 27      | A08      | 120                | P30                   |
| 7       | A05      | 116                  | P25                 | 26      | A09      | 1                  | P31                   |
| 8       | A04      | 115                  | P24                 | 25      | A11      | 3                  | P33                   |
| 9       | A03      | 114                  | P23                 | 24      | A16      | 9                  | P40                   |
| 10      | A02      | 113                  | P22                 | 23      | A10      | 2                  | P32                   |
| 11      | A01      | 112                  | P21                 | 22      | CE       | 82                 | P54                   |
| 12      | A00      | 111                  | P20                 | 21      | D07      | 102                | P07                   |
| 13      | D00      | 95                   | P00                 | 20      | D06      | 101                | P06                   |
| 14      | D01      | 96                   | P01                 | 19      | D05      | 100                | P05                   |
| 15      | D02      | 97                   | P02                 | 18      | D04      | 99                 | P04                   |
| 16      | GND      | 33, 63, 91,119       | Vss                 | 17      | D03      | 98                 | P03                   |

## PROGRAMMING MODEL



(Continued)

| Address             | Register                           | Register<br>name | Access                | Resouce<br>name | Initial value |
|---------------------|------------------------------------|------------------|-----------------------|-----------------|---------------|
| 001F48н             | RPC avela actting register 0       | DCSDO            | ۱۸/                   |                 | XXXXXXXX      |
| 001F49н             | FFG cycle setting register 0       | FUSRU            | vv                    | 16-bit PPG      | XXXXXXXX      |
| 001F4Aн             | RPC duty potting register 0        |                  | ۱۸/                   | timer 0         | XXXXXXXX      |
| 001F4Bн             | FFG duty setting register 0        | PDUIU            | vv                    |                 | XXXXXXXX      |
| 001F4Cн             | PPC evole extring register 1       |                  | ۱۸/                   |                 | XXXXXXXX      |
| 001F4Dн             | PPG cycle setting register 1       | PUSKI            | ٧V                    | 16-bit PPG      | XXXXXXXX      |
| 001F4Eн             | DDC duty potting register 1        |                  | 14/                   | timer 1         | XXXXXXXX      |
| 001F4Fн             |                                    | PDUII            | vv                    |                 | XXXXXXXX      |
| 001F50н             | ICI Llower order data register 0   |                  | Р                     |                 | XXXXXXXX      |
| 001F51н             | ICO lower-order data register o    | ICKLU            | ĸ                     |                 | XXXXXXXX      |
| 001F52н             | ICI   higher order date register 0 |                  | Р                     | input capture o | XXXXXXXX      |
| 001F53н             | ico nigrier-order data register o  | ICKIU            | ĸ                     |                 | 00000000      |
| 001F54н             | ICI Llower order data register 1   |                  | D                     |                 | XXXXXXXX      |
| 001F55н             |                                    | ICRL'I R         | ĸ                     | Input conturo 1 | XXXXXXXX      |
| 001F56н             | ICI L higher order data register 1 |                  | D                     | input capture i | XXXXXXXX      |
| 001F57н             | ico nigher-order data register i   |                  | ĸ                     |                 | 00000000      |
| 001F58н             | ICI Llower order data register 2   |                  | D                     |                 | XXXXXXXX      |
| 001F59н             |                                    | ICRLZ            | ĸ                     | Input conturo 2 | XXXXXXXX      |
| 001F5Ан             | ICI L higher order data register 2 |                  | D                     | input capture 2 | XXXXXXXX      |
| 001F5Bн             | 100 higher-order data register 2   |                  | R                     |                 | 00000000      |
| 001F5Cн             | ICI Llower order data register 2   |                  | D                     |                 | XXXXXXXX      |
| 001F5Dн             |                                    | ICKLS            | ĸ                     | Input conturo 2 | XXXXXXXX      |
| 001F5Eн             | ICI   higher order date register 2 |                  | Р                     | input capture 5 | XXXXXXXX      |
| 001F5Fн             |                                    | юкпэ             | ĸ                     |                 | 00000000      |
| 001F60н<br>to 1FFFн |                                    | (Reserved        | l area) <sup>*1</sup> |                 |               |

Initial value

0: The initial value of this bit is "0".

- 1: The initial value of this bit is "1".
- X: The initial value of this bit is undefined.
- -: This bit is not used. The initial value is undefined.
- \*: The initial value of this bit varies with the reset source.
- #: The initial value of this bit varies with the operation mode.
- \*1: Access prohibited
- \*2: Only this area is open to external access in the area below address 0000FF<sub>H</sub> (inclusive). All addresses which are not described in the table are reserved areas, and accesses to these areas are handled in the same manner as for internal areas. The access signal for the external bus is not generated.
- \*3: When an external bus is enable mode, never access to resisters which are not used as general ports in areas address 000000H to 000005H or 000010H to 000015H.

(Continued)

| Interrupt source                  | El <sup>2</sup> OS | In   | terrup | t vector | Interrupt control register |         |
|-----------------------------------|--------------------|------|--------|----------|----------------------------|---------|
|                                   | support            | N    | 0.     | Address  | ICR                        | Address |
| UART0 (ch.0) reception completed  | 0                  | #39  | 27н    | FFFF60H  | ICR14                      | 0000ВЕн |
| Delay interrupt generation module | ×                  | #42  | 2Ан    | FFFF54H  | ICR15                      | 0000BFн |
| Stack fault                       | ×                  | #255 | FFΗ    | FFFC00H  |                            |         |

 $\odot$ : El<sup>2</sup>OS is supported (with stop request).

- $\Box$ : El<sup>2</sup>OS is supported (without stop request).
- ○: EI<sup>2</sup>OS is supported; however, since two interrupt sources are allocated to a single ICR, in case EI<sup>2</sup>OS is used for one of the two, EI<sup>2</sup>OS and ordinary interrupt are not both available for the other (with stop request).
- △: El<sup>2</sup>OS is supported; however, since two interrupt sources are allocated to a single ICR, in case El<sup>2</sup>OS is used for one of the two, El<sup>2</sup>OS and ordinary interrupt are not both available for the other (without stop request).
- $\times$  : El<sup>2</sup>OS is not supported.
- Note: Since the interrupt sources having interrupt vector Nos. 15 to 18, 20, and 25 to 28 are OR'ed, respectively, select them by means of the interrupt enable bits of each resource.

If El<sup>2</sup>OS is used with the above-mentioned interrupt sources OR'ed with the interrupt vector Nos. 15 to 18, 20, and 25 to 28, be sure to activate one of the interrupt sources.

Also in this case, a request flag in the same series as the one interrupt source is likely to be cleared automatically by El<sup>2</sup>OS.

Assume for example that an interrupt for compare 4 of the interrupt vector No. 25 is activated at this time by ICR07, so that the compare 6 is disabled. If El<sup>2</sup>OS is activated at this time by ICR07, so that the compare 6 interrupt takes place during generation of or simultaneously with the compare 4 interrupt, not only the interrupt flag for the compare 4 but also that for the compare 6 will be automatically cleared after El<sup>2</sup>OS is automatically transferred due to the compare 4 interrupt.

### (2) Block Diagram



## 5. 10-bit A/D Converter

The 10-bit A/D converter converts analog input voltage into a digital value. The features of this module are described below:

- Conversion time: 6.125 μs/channel (min.) (with machine clock running at 16 MHz)
- · Uses RC-type sequential comparison and conversion method with built-in sample and hold circuit
- 10-bit resolution

| Analog input can be selected b | by software from among 16 channels                                            |
|--------------------------------|-------------------------------------------------------------------------------|
| Single-conversion mode:        | Selects and converts one channel.                                             |
| Scan conversion mode:          | Converts several consecutive channels (up to 16 can be programmed).           |
| One-shot mode:                 | Converts the specified channel once and terminates.                           |
| Continuous conversion mode:    | Repeatedly converts the specified channel.                                    |
| Stop conversion mode:          | Pauses after converting one channel and waits until the next startup (permits |
|                                | synchronization of start of conversion).                                      |

- When A/D conversion is completed, an "A/D conversion complete" interrupt request can be issued to the CPU. Because the generation of this interrupt can be used to start up the EI<sup>2</sup>OS and transfer the A/D conversion results to memory, this function is suitable for continuous processing.
- Startup triggers can be selected from among software, an external trigger (falling edge), and a timer (rising edge).

### (1) Register Configuration

### • A/D Channel Setting Register (ADCH)

This register specfies the A/D converter conversion channel.

| Register name | Address | bit7  | bit6  | bit5  | bit4  | bit3  | bit2  | bit1  | bit0  | Initial value |
|---------------|---------|-------|-------|-------|-------|-------|-------|-------|-------|---------------|
| ADCH          | 000032н | ANS3  | ANS2  | ANS1  | ANS0  | ANE3  | ANE2  | ANE1  | ANE0  | 00000000 в    |
|               |         | (R/W) |               |

### • A/D Mode Register (ADMD)

This register specfies the A/D converter operation mode and the startup source.

| Register name | Address | bit15 | bit14 | bit13 | bit12    | bit11 | bit10 | bit9  | bit8  | Initial value |
|---------------|---------|-------|-------|-------|----------|-------|-------|-------|-------|---------------|
| ADMD          | 000033н | —     | —     | _     | Reserved | MOD1  | MOD0  | STS1  | STS0  | Х0000 в       |
|               |         | (—)   | (—)   | (—)   | (W)      | (R/W) | (R/W) | (R/W) | (R/W) | -             |

Note: Program "0" to bit 12 when write. Read value is indeterminated.

### • A/D Control Status Register (ADCS)

This register is the A/D converter control and status register.

| Register name | Address | bit7  | bit6  | bit5  | bit4  | bit3 | bit2 | bit1 | bit0     | Initial value |
|---------------|---------|-------|-------|-------|-------|------|------|------|----------|---------------|
| ADCS          | 000034н | BUSY  | INT   | INTE  | PAUS  |      | _    | STRT | Reserved | 0000 00 в     |
|               |         | (R/W) | (R/W) | (R/W) | (R/W) | (—)  | (—)  | (W)  | (R/W)    |               |

### A/D Data Register (ADCD)

This register stores the A/D converter conversion data.

| Register name | Address | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Initial value |
|---------------|---------|------|------|------|------|------|------|------|------|---------------|
| ADCD          | 000036н | D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0   | XXXXXXXX в    |
|               |         | (R)  | -             |

| Register name | Address | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 | Initial value |
|---------------|---------|-------|-------|-------|-------|-------|-------|------|------|---------------|
| ADCD          | 0000378 | _     | —     | —     | —     | _     | —     | D9   | D8   | 000000XX в    |
|               |         | (R)   | (R)   | (R)   | (R)   | (R)   | (R)   | (R)  | (R)  |               |

### (2) Block Diagram



## 6. PWC (Pulse Width Count) Timer

The PWC (pulse width count) timer is a 16-bit multifunction up-count timer with an input-signal pulse-width count function and a reload timer function. The hardware configuration of this module is a 16-bit up-count timer, an input pulse divider with divide ratio control register, four count input pins, and a 16-bit control register. Using these components, the PWC timer provides the following features:

Timer functions: An interrupt request can be generated at set time intervals.

Pulse signals synchronized with the timer cycle can be output.

- Pulse-width count functions: The reference internal clock can be selected from among three internal clocks.
   The time between arbitrary pulse input events can be counted.
  - The reference internal clock can be selected from among three internal clocks. Various count modes:

"H" pulse width ( $\uparrow$  to  $\downarrow$ )/"L" pulse width ( $\downarrow$  to  $\uparrow$ ) Rising-edge cycle ( $\uparrow$  to  $\uparrow$ /Falling-edge cycle ( $\downarrow$  to  $\downarrow$ ) Count between edges ( $\uparrow$  or  $\downarrow$  to  $\downarrow$  or  $\uparrow$ )

Cycle count can be performed by  $2^{2n}$  division (n = 1, 2, 3, 4) of the input pulse, with an 8 bit input divider.

An interrupt request can be generated once counting has been performed. The number of times counting is to be performed (once or subsequently) can be selected.

The MB90220 series has four channels for this module.

### (1) Register Configuration

### • PWC Control Status Register 0 to 3 (PWCSR0 to PWCSR3)

| Register name<br>PWCSR0 | Address<br>000051 н | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8  |               |
|-------------------------|---------------------|-------|-------|-------|-------|-------|-------|------|-------|---------------|
| PWCSR1                  | 000053 н            | STRT  | STOP  | EDIR  | EDIE  | OVIR  | OVIE  | ERR  | POUT  | Initial value |
| PWCSR2<br>PWCSR3        | 000055н<br>000057н  | (R/W) | (R/W) | (R)   | (R/W) | (R/W) | (R/W) | (R)  | (R/W) |               |

| Register name<br>PWCSR0 | Address<br>000050 н | bit7  | bit6  | bit5  | bit4  | bit3  | bit2  | bit1  | bit0  |           |
|-------------------------|---------------------|-------|-------|-------|-------|-------|-------|-------|-------|-----------|
| PWCSR1                  | 000052н<br>000054н  | CKS1  | CKS0  | PIS1  | PIS0  | S/C   | MOD1  | MOD1  | MOD0  | 00000000B |
| PWCSR3                  | 000056н             | (R/W) |           |

#### • PWC Data Buffer Register 0 to 3 (PWCR0 to PWCR3)

| Register name<br>PWCR0<br>PWCR1<br>PWCR2 | Address<br>001F01 н<br>001F03 н<br>001F05 н | bit         | 15 bit  | 14 bit  | 13 bit | 12 bit | 11 bit | 10 bi  | t9 bi   | it8  | Initial value<br>00000000₿ |
|------------------------------------------|---------------------------------------------|-------------|---------|---------|--------|--------|--------|--------|---------|------|----------------------------|
| PWCR3                                    | <b>001F07</b> н                             | (R/W)       | (R/W)   | (R/W)   | (R/W)  | (R/W)  | (R/W)  | (R/W)  | (R/W)   |      |                            |
| Register name                            | Address                                     |             | bit7    | bit6    | bit5   | bit4   | bit3   | bit2   | bit1    | bit0 | Initial value              |
|                                          | 001F00H                                     | <del></del> |         |         |        |        |        |        |         |      | 00000000                   |
| PWCR1                                    | 001F02H                                     |             |         |         |        |        |        |        |         |      | 0000000в                   |
| PWCR2<br>PWCR3                           | 001F04н<br>001F06н                          | (R/V        | V) (R/V | V) (R/V | V) (R/ | N) (R/ | W) (R/ | W) (R/ | /W) (R/ | W)   |                            |

## 12. Watchdog Timer and Timebase Timer Functions

The watchdog timer consists of a 2-bit watchdog counter using carry from an 18-bit timebase timer as the clock source, a control register, and a watchdog reset control section. The timebase timer consists of an 18-bit timer and an interval interrupt control circuit.

#### (1) Register Configuration

#### • Watchdog Timer Control Register (WDTC)

| Register name | Address         | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Initial value |
|---------------|-----------------|------|------|------|------|------|------|------|------|---------------|
| WDTC          | <b>0000А8</b> н | PONR | STBR | WRST | ERST | SRST | WTE  | WT1  | WT0  | XXXXXXXXX     |
|               |                 | (R)  | (R)  | (R)  | (R)  | (R)  | (W)  | (W)  | (W)  |               |

#### • Timebase Timer Control Register (TBTC)

| Register name | Address | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9  | bit8  | Initial value |
|---------------|---------|-------|-------|-------|-------|-------|-------|-------|-------|---------------|
| TBTC          | 0000А9н | —     | —     | —     | TBIE  | TBOF  | TBR   | TBC1  | TBC0  | XXXXX         |
|               |         | (—)   | (—)   | (—)   | (R/W) | (R/W) | (R)   | (R/W) | (R/W) |               |

#### (2) Block Diagram



## 13. Delay Interruupt Generation Module

The delayed interrupt generation module is used to generate an interrupt task switching. Using this module allows an interrupt request to the F<sup>2</sup>MC-16F CPU to generated or cancel by software.

### (1) Register Configuration

### • Delay Interrupt Source Generation/Cancel Register (DIRR)

| Register name | Address          | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8  |               |
|---------------|------------------|-------|-------|-------|-------|-------|-------|------|-------|---------------|
| DIRR          | 00009 <b>F</b> н | _     | —     | —     | —     | —     | —     | —    | R0    | Initial value |
|               |                  | (—)   | (—)   | (—)   | (—)   | (—)   | (—)   | (—)  | (R/W) |               |

#### (2) Block Diagram



## (5) Bus Read Timing

|                                                           |               | (                 | VCC = 14.0 V | 10 10.0 0, 0 | 33 <b>- 0.0 V</b> , TA |      | 0 10 170 0) |
|-----------------------------------------------------------|---------------|-------------------|--------------|--------------|------------------------|------|-------------|
| Parameter                                                 | Symbol        | Pin name          | Condition    | Va           | lue                    | Unit | Romarks     |
| Falameter                                                 | Symbol        |                   | Condition    | Min.         | Max.                   | Onit | itemaiks    |
| Valid address $\rightarrow \overline{RD} \downarrow time$ | tavrl         | A23 to A00        |              | tcyc/2 – 20  | _                      | ns   |             |
| RD pulse width                                            | <b>t</b> rlrh | RD                |              | tcvc – 25    | —                      | ns   |             |
| $\overline{RD} \downarrow \rightarrow Valid$ data input   | tRLDV         |                   |              | _            | tcyc – 30              | ns   |             |
| $\overline{RD} \uparrow \rightarrow Data$ hold time       | <b>t</b> RHDX | D15 to D00        | Load         | 0            | —                      | ns   |             |
| Valid address $\rightarrow$ Valid data input              | tavdv         |                   | condition:   | _            | 3 tcyc/2 - 40          | ns   |             |
| $\overline{RD} \uparrow \to Address$ valid time           | <b>t</b> RHAX | A23 to A00        | 00 pi        | tcyc/2 – 20  | —                      | ns   |             |
| Valid address $ ightarrow$ CLK $\uparrow$ time            | tavcн         | A23 to A00<br>CLK |              | tcyc/2 – 25  | _                      | ns   |             |
| $\overline{RD} \downarrow \to CLK \downarrow time$        | <b>t</b> RLCL | RD, CLK           |              | tcyc/2 – 25  | —                      | ns   |             |



## $(V_{CC} = +4.5 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +70^{\circ}\text{C})$

## (Continued)

| Symbol     | Explanation                                               |
|------------|-----------------------------------------------------------|
| #imm4      | 4-bit immediate data                                      |
| #imm8      | 8-bit immediate data                                      |
| #imm16     | 16-bit immediate data                                     |
| #imm32     | 32-bit immediate data                                     |
| ext (imm8) | 16-bit data signed and extended from 8-bit immediate data |
| disp8      | 8-bit displacement                                        |
| disp16     | 16-bit displacement                                       |
| bp         | Bit offset value                                          |
| vct4       | Vector number (0 to 15)                                   |
| vct8       | Vector number (0 to 255)                                  |
| ( )b       | Bit address                                               |
| rel        | Branch specification relative to PC                       |
| ear        | Effective addressing (codes 00 to 07)                     |
| eam        | Effective addressing (codes 08 to 1F)                     |
| rlst       | Register list                                             |

| Mnemonic                                                                                                                                                                                                  | #                                                                  | cycles                                                        | В                                                                | Operation                                                                                                                                                                                                                                                                                                                                                                                          | LH                         | AH                  | Ι | S              | Т         | Ν                     | Z                     | V                | С           | RMW                                                 |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|---------------------------------------------------------------|------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------|---------------------|---|----------------|-----------|-----------------------|-----------------------|------------------|-------------|-----------------------------------------------------|
| MOV A, dir<br>MOV A, addr16<br>MOV A, Ri<br>MOV A, ear                                                                                                                                                    | 2<br>3<br>1<br>2                                                   | 2<br>2<br>1<br>1                                              | (b)<br>(b)<br>0<br>0                                             | byte (A) $\leftarrow$ (dir)<br>byte (A) $\leftarrow$ (addr16)<br>byte (A) $\leftarrow$ (Ri)<br>byte (A) $\leftarrow$ (ear)                                                                                                                                                                                                                                                                         | Z<br>Z<br>Z<br>Z           | * * * *             |   | _<br>_<br>_    | <br> <br> | *<br>*<br>*<br>*      | * * *                 | _<br>_<br>_<br>_ | _<br>_<br>_ | <br><br>                                            |
| MOV A, eam<br>MOV A, io<br>MOV A, #imm8<br>MOV A, @A<br>MOV A, @RLi+disp8                                                                                                                                 | 2+<br>2<br>2<br>2<br>3                                             | 2+ (a)<br>2<br>2<br>2<br>6                                    | (b)<br>(b)<br>0<br>(b)<br>(b)                                    | byte (A) $\leftarrow$ (eam)<br>byte (A) $\leftarrow$ (io)<br>byte (A) $\leftarrow$ imm8<br>byte (A) $\leftarrow$ ((A))<br>byte (A) $\leftarrow$ ((RLi))+disp8)                                                                                                                                                                                                                                     | Z<br>Z<br>Z<br>Z<br>Z<br>Z | * * *   *           |   | <br> <br> <br> |           | * * * *               | * * * *               | -<br>-<br>-<br>- | -<br>-<br>- |                                                     |
| MOV A, @SP+disp8<br>MOVP A, addr24<br>MOVP A, @A<br>MOVN A, #imm4                                                                                                                                         | 3<br>5<br>2<br>1                                                   | 3<br>3<br>2<br>1                                              | (b)<br>(b)<br>(b)<br>0                                           | byte (A) $\leftarrow$ ((SP)+disp8)<br>byte (A) $\leftarrow$ (addr24)<br>byte (A) $\leftarrow$ ((A))<br>byte (A) $\leftarrow$ imm4                                                                                                                                                                                                                                                                  | Z<br>Z<br>Z<br>Z           | *   *               |   | <br> <br>      |           | *<br>*<br>R           | * * * *               | _<br>_<br>_      | -<br>-<br>- | _<br>_<br>_<br>_                                    |
| MOVX A, dir<br>MOVX A, addr16<br>MOVX A, Ri<br>MOVX A, ear<br>MOVX A, eam<br>MOVX A, io<br>MOVX A, io<br>MOVX A, @A<br>MOVX A, @RWi+disp8<br>MOVX A, @RWi+disp8<br>MOVX A, @SP+disp8<br>MOVX A, @SP+disp8 | 2<br>3<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>3<br>3<br>5 | 2<br>2<br>1<br>2+(a)<br>2<br>2<br>2<br>3<br>6<br>3<br>3       | (b)<br>(b)<br>0<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b) | byte (A) $\leftarrow$ (dir)<br>byte (A) $\leftarrow$ (addr16)<br>byte (A) $\leftarrow$ (Ri)<br>byte (A) $\leftarrow$ (ear)<br>byte (A) $\leftarrow$ (eam)<br>byte (A) $\leftarrow$ (io)<br>byte (A) $\leftarrow$ (io)<br>byte (A) $\leftarrow$ (i(A))<br>byte (A) $\leftarrow$ (((A))<br>byte (A) $\leftarrow$ ((RLi))+disp8)<br>byte (A) $\leftarrow$ ((SP)+disp8)<br>byte (A) $\leftarrow$ (idA) | *****                      | * * * * * *   * * * |   |                |           | * * * * * * * * * * * | * * * * * * * * * * * |                  |             | -<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>- |
| MOVPX A, @A<br>MOV dir, A<br>MOV addr16, A<br>MOV Ri, A<br>MOV ear, A<br>MOV eam, A<br>MOV io, A<br>MOV @RLi+disp8, A<br>MOV @SP+disp8, A<br>MOVP addr24, A                                               | 2<br>3<br>1<br>2<br>+<br>2<br>3<br>5                               | 2<br>2<br>1<br>2<br>2+ (a)<br>2<br>6<br>3<br>3                | (b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)             | byte $(A) \leftarrow ((A))$<br>byte $(dir) \leftarrow (A)$<br>byte $(addr16) \leftarrow (A)$<br>byte $(Ri) \leftarrow (A)$<br>byte $(ear) \leftarrow (A)$<br>byte $(eam) \leftarrow (A)$<br>byte $(io) \leftarrow (A)$<br>byte $((RLi)) + disp8) \leftarrow (A)$<br>byte $((SP) + disp8) \leftarrow (A)$<br>byte $(addr24) \leftarrow (A)$                                                         | ×<br>                      |                     |   |                |           | * * * * * * * *       | * * * * * * * *       |                  |             |                                                     |
| MOV Ri, ear<br>MOV Ri, eam<br>MOVP @A, Ri<br>MOV ear, Ri<br>MOV eam, Ri<br>MOV Ri, #imm8<br>MOV dir, #imm8<br>MOV dir, #imm8<br>MOV ear, #imm8<br>MOV eam, #imm8                                          | 2<br>2+<br>2<br>2+<br>2<br>3<br>3<br>3+<br>2                       | 2<br>3+ (a)<br>3<br>3+ (a)<br>2<br>3<br>3<br>2<br>2+ (a)<br>2 | 0<br>(b)<br>0<br>(b)<br>0<br>(b)<br>(b)<br>0<br>(b)              | byte (Ri) $\leftarrow$ (ear)<br>byte (Ri) $\leftarrow$ (eam)<br>byte ((A)) $\leftarrow$ (Ri)<br>byte (ear) $\leftarrow$ (Ri)<br>byte (eam) $\leftarrow$ (Ri)<br>byte (Ri) $\leftarrow$ imm8<br>byte (io) $\leftarrow$ imm8<br>byte (dir) $\leftarrow$ imm8<br>byte (ear) $\leftarrow$ imm8<br>byte (eam) $\leftarrow$ imm8<br>byte (eam) $\leftarrow$ imm8                                         |                            |                     |   |                |           | * * * * * * - *       | * * * * * * - *       |                  |             |                                                     |
| MOV @AL, AH                                                                                                                                                                                               | 2                                                                  | 2                                                             | (b)                                                              | byte ((A)) $\leftarrow$ (AH)                                                                                                                                                                                                                                                                                                                                                                       | _                          | _                   | _ | _              | _         | *                     | *                     | _                | _           |                                                     |

| Table 6 | Transfer Instructions (Byte) [50 Instructions] | I |
|---------|------------------------------------------------|---|
|         |                                                |   |

(Continued)

| Mnemonic                     | #       | cycles   | В                                        | Operation                                                                                                                                                                                                                                                    | LH | AH | I | S | Т | Ν | Ζ | V | С | RMW |
|------------------------------|---------|----------|------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|----|---|---|---|---|---|---|---|-----|
| DIVU A                       | 1       | *1       | 0                                        | word (AH) /byte (AL)                                                                                                                                                                                                                                         | _  | _  |   | _ | _ | _ |   | * | * | _   |
| DIVU A, ear                  | 2       | *2       | 0                                        | Quotient $\rightarrow$ byte (AL) Remainder $\rightarrow$ byte (AH)<br>word (A)/byte (ear)<br>Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (ear)                                                                                              | _  | _  | _ | _ | _ | _ | _ | * | * | _   |
| DIVU A, eam                  | 2+      | *3       | *6                                       | word (A)/byte (eam)                                                                                                                                                                                                                                          | —  | -  | — | _ | - | — | _ | * | * | -   |
| DIVUW A, ear<br>DIVUW A, eam | 2<br>2+ | *4<br>*5 | 0<br>*7                                  | Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (eam)<br>long (A)/word (ear)<br>Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (ear)<br>long (A)/word (eam)<br>Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (eam) | -  | -  | _ | _ | - | _ | _ | * | * | _   |
| MULU A                       | 1       | *8       | 0                                        | byte (AH) $\times$ byte (AL) $\rightarrow$ word (A)                                                                                                                                                                                                          | _  | _  | _ | _ | _ | _ | _ | _ | _ | _   |
| MULU A, ear                  | 2       | *9       | Ō                                        | byte (A) $\times$ byte (ear) $\rightarrow$ word (A)                                                                                                                                                                                                          | _  | _  | _ | _ | _ | _ | _ | _ | _ | _   |
| MULU A, eam                  | 2+      | *10      | (b)                                      | byte (A) $\times$ byte (eam) $\rightarrow$ word (A)                                                                                                                                                                                                          | _  | -  | _ | — | - | — | _ | - | — | -   |
| MULUW A                      | 1       | *11      | 0                                        | word (AH) $\times$ word (AL) $\rightarrow$ long (A)                                                                                                                                                                                                          | —  | -  | - | — | - | — | — | — | — | -   |
| MULUW A, ear                 | 2       | *12      | $\begin{pmatrix} 0 \\ (a) \end{pmatrix}$ | word (A) $\times$ word (ear) $\rightarrow$ long (A)                                                                                                                                                                                                          | -  | -  | - | - | - | - | - | - | - | -   |
| IVIULUVV A, eam              | 2+      | *13      | (C)                                      | word (A) $\times$ word (eam) $\rightarrow$ long (A)                                                                                                                                                                                                          | -  | -  | Ι | - | - | - | Ι | - | - | —   |

| Table 12 | Unsigned Multiplication and Division Instructions | (Word/Long Word) | [11 Instructions] |
|----------|---------------------------------------------------|------------------|-------------------|
|          |                                                   |                  |                   |

For an explanation of "(b)" and "(c), refer to Table 5, "Correction Values for Number of Cycle Used to Calculate Number of Actual Cycles."

- \*1: 3 when dividing into zero, 6 when an overflow occurs, and 14 normally.
- \*2: 3 when dividing into zero, 5 when an overflow occurs, and 13 normally.
- \*3: 5 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 17 + (a) normally.
- \*4: 3 when dividing into zero, 5 when an overflow occurs, and 21 normally.
- \*5: 4 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 25 + (a) normally.
- \*6: (b) when dividing into zero or when an overflow occurs, and  $2 \times$  (b) normally.
- \*7: (c) when dividing into zero or when an overflow occurs, and  $2 \times (c)$  normally.
- \*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not 0.
- \*9: 3 when byte (ear) is zero, and 7 when byte (ear) is not 0.
- \*10: 4 + (a) when byte (eam) is zero, and 8 + (a) when byte (eam) is not 0.
- \*11: 3 when word (AH) is zero, and 11 when word (AH) is not 0.
- \*12: 3 when word (ear) is zero, and 11 when word (ear) is not 0.
- \*13: 4 + (a) when word (eam) is zero, and 12 + (a) when word (eam) is not 0.

|      |        |    |        |     |                                     |    |    |   |   |   |   | _ | - |   | 1   |
|------|--------|----|--------|-----|-------------------------------------|----|----|---|---|---|---|---|---|---|-----|
| Mn   | emonic | #  | cycles | В   | Operation                           | LH | AH | I | S | Т | Ν | Ζ | V | С | RMW |
| ANDL | A, ear | 2  | 5      | 0   | long (A) $\leftarrow$ (A) and (ear) | -  | -  | _ | _ | _ | * | * | R | - | -   |
| ANDL | A, eam | 2+ | 6+ (a) | (d) | long (A) $\leftarrow$ (A) and (eam) | -  | -  | - | - | - | * | * | R | - | -   |
| ORL  | A, ear | 2  | 5      | 0   | long (A) $\leftarrow$ (A) or (ear)  | -  | _  | _ | _ | _ | * | * | R | _ | _   |
| ORL  | A, eam | 2+ | 6+ (a) | (d) | long (A) $\leftarrow$ (A) or (eam)  | -  | -  | - | - | - | * | * | R | - | -   |
| XORL | A, ear | 2  | 5      | 0   | long (A) $\leftarrow$ (A) xor (ear) | -  | _  | _ | _ | _ | * | * | R | - | -   |
| XORL | A, eam | 2+ | 6+ (a) | (d) | long (A) $\leftarrow$ (A) xor (eam) | -  | -  | - | - | - | * | * | R | - | -   |

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

| Table 16 | Sign Inversion | Instructions | (Byte/Word) | [6 Instructions] |
|----------|----------------|--------------|-------------|------------------|
|----------|----------------|--------------|-------------|------------------|

| Mn           | emonic     | #       | cycles      | В           | Operation                                                              | LH | AH | Ι | S      | Т      | Ν | Ζ | ۷ | С | RMW |
|--------------|------------|---------|-------------|-------------|------------------------------------------------------------------------|----|----|---|--------|--------|---|---|---|---|-----|
| NEG          | А          | 1       | 2           | 0           | byte (A) $\leftarrow$ 0 – (A)                                          | Х  | -  | _ | _      | -      | * | * | * | * | -   |
| NEG<br>NEG   | ear<br>eam | 2<br>2+ | 2<br>3+ (a) | 0<br>2× (b) | byte (ear) $\leftarrow 0 - (ear)$<br>byte (eam) $\leftarrow 0 - (eam)$ | -  | -  | _ | _<br>_ | _      | * | * | * | * | *   |
| NEGW         | А          | 1       | 2           | 0           | word (A) $\leftarrow$ 0 – (A)                                          | -  | _  | I | _      | I      | * | * | * | * | -   |
| NEGW<br>NEGW | ear<br>eam | 2<br>2+ | 2<br>3+ (a) | 0<br>2× (c) | word (ear) $\leftarrow$ 0 – (ear)<br>word (eam) $\leftarrow$ 0 – (eam) | _  | -  | - | -<br>- | -<br>- | * | * | * | * | *   |

For an explanation of "(a)", "(b)" and "(c)" and refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

| Insturctions] |
|---------------|
|               |

| Mnemonic | # | cycles | В | Operation                                | LH | AH | I | S | Т | Ν | Ζ | ۷ | С | RMW |
|----------|---|--------|---|------------------------------------------|----|----|---|---|---|---|---|---|---|-----|
| ABS A    | 2 | 2      | 0 | byte (A) $\leftarrow$ absolute value (A) | Ζ  | -  | - | _ | - | * | * | * | - | -   |
| ABSW A   | 2 | 2      | 0 | word $(A) \leftarrow absolute value (A)$ | —  | —  | _ | — | _ | * | * | * | _ | _   |
| ABSL A   | 2 | 4      | 0 | long $(A) \leftarrow absolute value (A)$ | -  | -  | — | — | — | * | * | * | — | -   |

| Table 18 | Normalize | Instructions | (Long | Word) [1 | Instruction] |
|----------|-----------|--------------|-------|----------|--------------|
|----------|-----------|--------------|-------|----------|--------------|

| Mnemonic   | # | cycles | В | Operation                                                                                                          | LH | AH | I | S | Т | Ν | Ζ | ۷ | С | RMW |
|------------|---|--------|---|--------------------------------------------------------------------------------------------------------------------|----|----|---|---|---|---|---|---|---|-----|
| NRML A, R0 | 2 | *      | 0 | long (A) $\leftarrow$ Shifts to the position at which "1" was set first byte (R0) $\leftarrow$ current shift count | -  |    | - | Ι | * | _ | - | - | - | Ι   |

\*: 5 when the contents of the accumulator are all zeroes, 5 + (R0) in all other cases.

| Mnemonic                                        | #                  | cycles                     | В                          | Operation                                                                                                                                                                                                                                      | LH               | AH | Ι | S | Т   | Ν           | Ζ       | V                | С           | RMW   |
|-------------------------------------------------|--------------------|----------------------------|----------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|----|---|---|-----|-------------|---------|------------------|-------------|-------|
| RORC A<br>ROLC A                                | 2<br>2             | 2<br>2                     | 0<br>0                     | byte (A) $\leftarrow$ Right rotation with carry<br>byte (A) $\leftarrow$ Left rotation with carry                                                                                                                                              | _                | -  | - | - | -   | *           | *       | _                | *           | -     |
| RORC ear<br>RORC eam<br>ROLC ear<br>ROLC eam    | 2<br>2+<br>2<br>2+ | 2<br>3+ (a)<br>2<br>3+ (a) | 0<br>2× (b)<br>0<br>2× (b) | byte (ear) $\leftarrow$ Right rotation with carry<br>byte (eam) $\leftarrow$ Right rotation with carry<br>byte (ear) $\leftarrow$ Left rotation with carry<br>byte (eam) $\leftarrow$ Left rotation with carry                                 | _<br>_<br>_<br>_ |    |   |   |     | * * * *     | * * * * | _<br>_<br>_<br>_ | * * *       | * * * |
| ASR A, R0<br>LSR A, R0<br>LSL A, R0             | 2<br>2<br>2        | *1<br>*1<br>*1             | 0<br>0<br>0                | byte (A) $\leftarrow$ Arithmetic right barrel shift (A, R0)<br>byte (A) $\leftarrow$ Logical right barrel shift (A, R0)<br>byte (A) $\leftarrow$ Logical left barrel shift (A, R0)                                                             | _<br>_<br>_      |    |   |   | * * | * * *       | * * *   | _<br>_<br>_      | *<br>*<br>* |       |
| ASR A, #imm8<br>LSR A, #imm8<br>LSL A, #imm8    | 3<br>3<br>3        | *3<br>*3<br>*3             | 0<br>0<br>0                | byte (A) $\leftarrow$ Arithmetic right barrel shift (A, imm8)<br>byte (A) $\leftarrow$ Logical right barrel shift (A, imm8)<br>byte (A) $\leftarrow$ Logical left barrel shift (A, imm8)                                                       | -<br>-           |    |   |   | *   | * *         | * *     | _<br>_<br>_      | *<br>*<br>* |       |
| ASRW A<br>LSRW A/SHRW A<br>LSLW A/SHLW A        | 1<br>1<br>1        | 2<br>2<br>2                | 0<br>0<br>0                | word (A) $\leftarrow$ Arithmetic right shift (A, 1 bit)<br>word (A) $\leftarrow$ Logical right shift (A, 1 bit)<br>word (A) $\leftarrow$ Logical left shift (A, 1 bit)                                                                         | _<br>_<br>_      |    |   |   | * * | *<br>R<br>* | * *     | _<br>_<br>_      | *<br>*<br>* |       |
| ASRW A, R0<br>LSRW A, R0<br>LSLW A, R0          | 2<br>2<br>2        | *1<br>*1<br>*1             | 0<br>0<br>0                | word (A) $\leftarrow$ Arithmetic right barrel shift (A, R0)<br>word (A) $\leftarrow$ Logical right barrel shift (A, R0)<br>word (A) $\leftarrow$ Logical left barrel shift (A, R0)                                                             | _<br>_<br>_      |    |   |   | *   | * *         | * *     | _<br>_<br>_      | *<br>*<br>* |       |
| ASRW A, #imm8<br>LSRW A, #imm8<br>LSLW A, #imm8 | 3<br>3<br>3        | *3<br>*3<br>*3             | 0<br>0<br>0                | word (A) $\leftarrow$ Arithmetic right barrel shift (A, imm8)<br>word (A) $\leftarrow$ Logical right barrel shift (A, imm8)<br>word (A) $\leftarrow$ Logical left barrel shift (A, imm8)                                                       | _<br>_<br>_      |    |   |   | * * | * *         | * * *   | _<br>_<br>_      | * *         |       |
| ASRL A, R0<br>LSRL A, R0<br>LSLL A, R0          | 2<br>2<br>2        | *2<br>*2<br>*2             | 0<br>0<br>0                | $\begin{array}{l} \text{long (A)} \leftarrow \text{Arithmetic right shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical right barrel shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical left barrel shift (A, R0)} \end{array}$ | -<br>-<br>-      |    |   |   | * * | * * *       | * * *   | -<br>-<br>-      | * * *       |       |
| ASRL A, #imm8<br>LSRL A, #imm8<br>LSLL A, #imm8 | 3<br>3<br>3        | *4<br>*4<br>*4             | 0<br>0<br>0                | long (A) $\leftarrow$ Arithmetic right shift (A, imm8)<br>long (A) $\leftarrow$ Logical right barrel shift (A, imm8)<br>long (A) $\leftarrow$ Logical left barrel shift (A, imm8)                                                              | _<br>_<br>_      |    |   |   | *   | * * *       | * * *   | -<br>-<br>-      | *<br>*<br>* |       |

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

\*1: 3 when R0 is 0, 3 + (R0) in all other cases.

\*2: 3 when R0 is 0, 4 + (R0) in all other cases.

\*3: 3 when imm8 is 0, 3 + (imm8) in all other cases.

\*4: 3 when imm8 is 0, 4 + (imm8) in all other cases.

## ■ ORDERING INFORMATION

| Part number                                  | Туре                                                | Package                               | Remarks        |
|----------------------------------------------|-----------------------------------------------------|---------------------------------------|----------------|
| MB90224<br>MB90223<br>MB90P224A<br>MB90P224B | MB90224PF<br>MB90223PF<br>MB90P224PF<br>MB90P224BPF | 120-pin Plastic QFP<br>(FPT-120P-M03) |                |
| MB90W224A<br>MB90W224B                       | MB90W224ZF<br>MB90W224BZF                           | 120-pin Ceramic QFP<br>(FPT-120C-C02) | ES level only  |
| MB90V220                                     | MB90V220CR                                          | 256-pin Ceramic PGA<br>(PGA-256C-A02) | For evaluation |