



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?




"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	F <sup>2</sup> MC-16F
Core Size	16-Bit
Speed	16MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	102
Program Memory Size	96KB (96K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4.5K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-BQFP
Supplier Device Package	120-QFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90224pf-gt-370">https://www.e-xfl.com/product-detail/infineon-technologies/mb90224pf-gt-370</a>

## ■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	 <p>Standby control signal</p>	<ul style="list-style-type: none"> <li>Oscillation feedback resistor: Approx. 1 MΩ</li> <li>MB90223</li> <li>MB90224</li> <li>MB90P224B</li> <li>MB90W224B</li> </ul>
	 <p>Standby control signal</p>	<ul style="list-style-type: none"> <li>Oscillation feedback resistor: Approx. 1 MΩ</li> <li>MB90P224A</li> <li>MB90W224A</li> </ul>
B	 <p>Digital output</p> <p>Digital output</p> <p>Digital input</p>	<ul style="list-style-type: none"> <li>CMOS-level output</li> <li>CMOS-level hysteresis input with no standby control</li> </ul>

Note: The pull-up and pull-down resistors are always connected, regardless of the state.

(Continued)

# MB90220 Series

Type	Circuit	Remarks
C		<ul style="list-style-type: none"><li>• CMOS-level output</li><li>• CMOS-level hysteresis input with standby control</li></ul>
D		<ul style="list-style-type: none"><li>• CMOS-level input with no standby control</li></ul> Mask ROM products only: MD2: with pull-down resistor MD1: with pull-up resistor MD0: with pull-down resistor
		<ul style="list-style-type: none"><li>• CMOS-level input with no standby control</li></ul> MD2 of OTPROM products/EPROM products only
E		<ul style="list-style-type: none"><li>• CMOS-level hysteresis input with no standby control</li><li>• With input analog filter (40 ns Typ.)</li></ul>

Note: The pull-up and pull-down resistors are always connected, regardless of the state.

(Continued)

# MB90220 Series

Address	Register	Register name	Access	Resource name	Initial value
000023 <sub>H</sub>	Rate and data register 0	URD0	R/W	UART0 (ch.0)	0 0 0 0 0 0 0 X
000024 <sub>H</sub>	Mode control register 1	UMC1	R/W	UART0 (ch.1)	0 0 0 0 0 1 0 0
000025 <sub>H</sub>	Status register 1	USR1	R/W		0 0 0 1 0 0 0 0
000026 <sub>H</sub>	Input data register 1 /output data register 1	UIDR1 /UODR1	R/W		X X X X X X X X
000027 <sub>H</sub>	Rate and data register 1	URD1	R/W		0 0 0 0 0 0 0 X
000028 <sub>H</sub>	Mode control register 2	UMC2	R/W		0 0 0 0 0 1 0 0
000029 <sub>H</sub>	Status register 2	USR2	R/W	UART0 (ch.2)	0 0 0 1 0 0 0 0
00002A <sub>H</sub>	Input data register 2 /output data register 2	UIDR2 /UODR2	R/W		X X X X X X X X
00002B <sub>H</sub>	Rate and data register 2	URD2	R/W		0 0 0 0 0 0 0 X
00002C <sub>H</sub>	UART CTS control register	UCCR	R/W		UART0 (ch.0)
00002D <sub>H</sub>	(Reserved area)* <sup>1</sup>				
00002E <sub>H</sub>	Mode register	SMR	R/W	UART1	0 0 0 0 0 0 0 0
00002F <sub>H</sub>	Control register	SCR	R/W		0 0 0 0 0 1 0 0
000030 <sub>H</sub>	Input data register /output data register	SIDR /SODR	R/W		X X X X X X X X
000031 <sub>H</sub>	Status register	SSR	R/W		0 0 0 0 1 — 0 0
000032 <sub>H</sub>	A/D channel setting register	ADCH	R/W	10-bit A/D converter	0 0 0 0 0 0 0 0
000033 <sub>H</sub>	A/D mode register	ADMD	R/W		— — — X 0 0 0 0
000034 <sub>H</sub>	A/D control status register	ADCS	R/W		0 0 0 0 — — 0 0
000035 <sub>H</sub>	(Reserved area)* <sup>1</sup>				
000036 <sub>H</sub>	A/D data register	ADCD	R	10-bit A/D converter	X X X X X X X X
000037 <sub>H</sub>					0 0 0 0 0 0 X X
000038 <sub>H</sub>	(Reserved area)* <sup>1</sup>				
000039 <sub>H</sub>					
00003A <sub>H</sub>	DTP/interrupt enable register	ENIR	R/W	DTP/external interrupt	0 0 0 0 0 0 0 0
00003B <sub>H</sub>	DTP/interrupt source register	EIRR	R/W		0 0 0 0 0 0 0 0
00003C <sub>H</sub>	Request level setting register	ELVR	R/W		0 0 0 0 0 0 0 0
00003D <sub>H</sub>					0 0 0 0 0 0 0 0
00003E <sub>H</sub> to 3F <sub>H</sub>	(Reserved area)* <sup>1</sup>				
000040 <sub>H</sub>	Timer control status register 0	TMCSR0	R/W	16-bit reload timer 0	0 0 0 0 0 0 0 0
000041 <sub>H</sub>					— — — — 0 0 0 0

(Continued)

# MB90220 Series

Address	Register	Register name	Access	Resource name	Initial value
000042 <sub>H</sub>	Timer control status register 1	TMCSR1	R/W	16-bit reload timer 1	0 0 0 0 0 0 0 0
000043 <sub>H</sub>					---- 0 0 0 0
000044 <sub>H</sub>	Timer control status register 2	TMCSR2	R/W	16-bit reload timer 2	0 0 0 0 0 0 0 0
000045 <sub>H</sub>					---- 0 0 0 0
000046 <sub>H</sub>	Timer control status register 3	TMCSR3	R/W	16-bit reload timer 3	0 0 0 0 0 0 0 0
000047 <sub>H</sub>					---- 0 0 0 0
000048 <sub>H</sub>	Timer control status register 4	TMCSR4	R/W	16-bit reload timer 4	0 0 0 0 0 0 0 0
000049 <sub>H</sub>					---- 0 0 0 0
00004A <sub>H</sub>	Timer control status register 5	TMCSR5	R/W	16-bit reload timer 5	0 0 0 0 0 0 0 0
00004B <sub>H</sub>					---- 0 0 0 0
00004C <sub>H</sub>	PPG control status register 0	PCNT0	R/W	16-bit PPG timer 0	0 0 0 0 0 0 0 0
00004D <sub>H</sub>					0 0 0 0 0 0 0 0
00004E <sub>H</sub>	PPG control status register 1	PCNT1	R/W	16-bit PPG timer 1	0 0 0 0 0 0 0 0
00004F <sub>H</sub>					0 0 0 0 0 0 0 0
000050 <sub>H</sub>	PWC control status register 0	PWCSR0	R/W	PWC timer 0	0 0 0 0 0 0 0 0
000051 <sub>H</sub>					0 0 0 0 0 0 0 0
000052 <sub>H</sub>	PWC control status register 1	PWCSR1	R/W	PWC timer 1	0 0 0 0 0 0 0 0
000053 <sub>H</sub>					0 0 0 0 0 0 0 0
000054 <sub>H</sub>	PWC control status register 2	PWCSR2	R/W	PWC timer 2	0 0 0 0 0 0 0 0
000055 <sub>H</sub>					0 0 0 0 0 0 0 0
000056 <sub>H</sub>	PWC control status register 3	PWCSR3	R/W	PWC timer 3	0 0 0 0 0 0 0 0
000057 <sub>H</sub>					0 0 0 0 0 0 0 0
000058 <sub>H</sub>	ICU control register 0	ICC0	R/W	ICU (Input Capture Unit)	0 0 0 0 0 0 0 0
000059 <sub>H</sub>	(Reserved area)*1				
00005A <sub>H</sub>	Input capture control register 1	ICC1	R/W	ICU (Input Capture Unit)	0 0 0 0 0 0 0 0
00005B <sub>H</sub>	(Reserved area)*1				
00005C <sub>H</sub>					
00005D <sub>H</sub>					
00005E <sub>H</sub>					
00005F <sub>H</sub>					
000060 <sub>H</sub>	OCU control register 00	CCR00	R/W	OCU (Output Compare Unit)	1 1 1 1 0 0 0 0
000061 <sub>H</sub>					---- 0 0 0 0

(Continued)

# MB90220 Series

Address	Register	Register name	Access	Resource name	Initial value
001F02 <sub>H</sub>	PWC data buffer register 1	PWCR1	R/W	PWC timer 1	0 0 0 0 0 0 0 0
001F03 <sub>H</sub>					0 0 0 0 0 0 0 0
001F04 <sub>H</sub>	PWC data buffer register 2	PWCR2	R/W	PWC timer 2	0 0 0 0 0 0 0 0
001F05 <sub>H</sub>					0 0 0 0 0 0 0 0
001F06 <sub>H</sub>	PWC data buffer register 3	PWCR3	R/W	PWC timer 3	0 0 0 0 0 0 0 0
001F07 <sub>H</sub>					0 0 0 0 0 0 0 0
001F08 <sub>H</sub> to 1F0F <sub>H</sub>	(Reserved area)*1				
001F10 <sub>H</sub>	OCU compare lower-order data register 00	CPR00L	R/W	Output compare 00	0 0 0 0 0 0 0 0
001F11 <sub>H</sub>					0 0 0 0 0 0 0 0
001F12 <sub>H</sub>	OCU compare higher-order data register 00	CPR00			0 0 0 0 0 0 0 0
001F13 <sub>H</sub>					0 0 0 0 0 0 0 0
001F14 <sub>H</sub>	OCU compare lower-order data register 01	CPR01L	R/W	Output compare 01	0 0 0 0 0 0 0 0
001F15 <sub>H</sub>					0 0 0 0 0 0 0 0
001F16 <sub>H</sub>	OCU compare higher-order data register 01	CPR01			0 0 0 0 0 0 0 0
001F17 <sub>H</sub>					0 0 0 0 0 0 0 0
001F18 <sub>H</sub>	OCU compare lower-order data register 02	CPR02L	R/W	Output compare 02	0 0 0 0 0 0 0 0
001F19 <sub>H</sub>					0 0 0 0 0 0 0 0
001F1A <sub>H</sub>	OCU compare higher-order data register 02	CPR02			0 0 0 0 0 0 0 0
001F1B <sub>H</sub>					0 0 0 0 0 0 0 0
001F1C <sub>H</sub>	OCU compare lower-order data register 03	CPR03L	R/W	Output compare 03	0 0 0 0 0 0 0 0
001F1D <sub>H</sub>					0 0 0 0 0 0 0 0
001F1E <sub>H</sub>	OCU compare higher-order data register 03	CPR03			0 0 0 0 0 0 0 0
001F1F <sub>H</sub>					0 0 0 0 0 0 0 0
001F20 <sub>H</sub>	OCU compare lower-order data register 04	CPR04L	R/W	Output compare 10	0 0 0 0 0 0 0 0
001F21 <sub>H</sub>					0 0 0 0 0 0 0 0
001F22 <sub>H</sub>	OCU compare higher-order data register 04	CPR04			0 0 0 0 0 0 0 0
001F23 <sub>H</sub>					0 0 0 0 0 0 0 0
001F24 <sub>H</sub>	OCU compare lower-order data register 05	CPR05L	R/W	Output compare 11	0 0 0 0 0 0 0 0
001F25 <sub>H</sub>					0 0 0 0 0 0 0 0
001F26 <sub>H</sub>	OCU compare higher-order data register 05	CPR05			0 0 0 0 0 0 0 0
001F27 <sub>H</sub>					0 0 0 0 0 0 0 0

(Continued)

# MB90220 Series

(Continued)

Interrupt source	EI <sup>2</sup> OS support	Interrupt vector			Interrupt control register	
		No.		Address	ICR	Address
UART0 (ch.0) reception completed	◎	#39	27 <sub>H</sub>	FFFF60 <sub>H</sub>	ICR14	0000BE <sub>H</sub>
Delay interrupt generation module	×	#42	2A <sub>H</sub>	FFFF54 <sub>H</sub>	ICR15	0000BF <sub>H</sub>
Stack fault	×	#255	FF <sub>H</sub>	FFFC00 <sub>H</sub>	—	—

◎: EI<sup>2</sup>OS is supported (with stop request).

□: EI<sup>2</sup>OS is supported (without stop request).

○: EI<sup>2</sup>OS is supported; however, since two interrupt sources are allocated to a single ICR, in case EI<sup>2</sup>OS is used for one of the two, EI<sup>2</sup>OS and ordinary interrupt are not both available for the other (with stop request).

△: EI<sup>2</sup>OS is supported; however, since two interrupt sources are allocated to a single ICR, in case EI<sup>2</sup>OS is used for one of the two, EI<sup>2</sup>OS and ordinary interrupt are not both available for the other (without stop request).

×: EI<sup>2</sup>OS is not supported.

Note: Since the interrupt sources having interrupt vector Nos. 15 to 18, 20, and 25 to 28 are OR'ed, respectively, select them by means of the interrupt enable bits of each resource.

If EI<sup>2</sup>OS is used with the above-mentioned interrupt sources OR'ed with the interrupt vector Nos. 15 to 18, 20, and 25 to 28, be sure to activate one of the interrupt sources.

Also in this case, a request flag in the same series as the one interrupt source is likely to be cleared automatically by EI<sup>2</sup>OS.

Assume for example that an interrupt for compare 4 of the interrupt vector No. 25 is activated at this time by ICR07, so that the compare 6 is disabled. If EI<sup>2</sup>OS is activated at this time by ICR07, so that the compare 6 interrupt takes place during generation of or simultaneously with the compare 4 interrupt, not only the interrupt flag for the compare 4 but also that for the compare 6 will be automatically cleared after EI<sup>2</sup>OS is automatically transferred due to the compare 4 interrupt.

## ■ PERIPHERAL RESOURCES

### 1. Parallel Ports

The MB90220 series has 86 I/O pins and 16 open-drain I/O pins.

#### (1) Register Configuration

##### • Port 0 to C Data Register (PDR0 to PDRC)

Register name	Address		bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	Initial value
PDR1	000001 <sub>H</sub>										
PDR3	000003 <sub>H</sub>										
PDR5	000005 <sub>H</sub>										
PDR7	000007 <sub>H</sub>										
PDR9	000009 <sub>H</sub>										XXXXXXXX <sub>B</sub>
PDRB	00000B <sub>H</sub>										(PDR9 only: 11111111)
			(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
			(R/W)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	

Register name	Address		bit7	bit6	bit5	bit 4	bit3	bit2	bit1	bit0	Initial value
PDR0	000000 <sub>H</sub>										
PDR2	000002 <sub>H</sub>										
PDR4	000004 <sub>H</sub>										
PDR6	000006 <sub>H</sub>										
PDR8	000008 <sub>H</sub>										XXXXXXXX <sub>B</sub>
PDRA	00000A <sub>H</sub>										
PDRC	00000C <sub>H</sub>										(PDR6 only: 11111111)
			(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
			(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Note: There are no register bits for bits 7 and 6 of port C.

##### • Port 0 to C Data Register (PDR0 to PDRC)

Register name	Address		bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	Initial value
DDR1	000011 <sub>H</sub>										
DDR3	000013 <sub>H</sub>										
DDR5	000015 <sub>H</sub>										
DDR7	000017 <sub>H</sub>										
DDRB	00001B <sub>H</sub>										00000000 <sub>B</sub>
			(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(PDR7 only: 11111111)

Register name	Address		bit7	bit6	bit5	bit 4	bit3	bit2	bit1	bit0	Initial value
DDR0	000010 <sub>H</sub>										
DDR2	000012 <sub>H</sub>										
DDR4	000014 <sub>H</sub>										
DDR8	000018 <sub>H</sub>										
DDRA	00001A <sub>H</sub>										
DDRC	00001C <sub>H</sub>										00000000 <sub>B</sub>
			(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
			(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Note: There are no register bits for bits 7 and 6 of port C.

##### • Port 6, 9 Analog Input Enable Register (ADER0, ADER1)


Register name	Address		bit7	bit6	bit5	bit 4	bit3	bit2	bit1	bit0	Initial value
ADER0	000016 <sub>H</sub>										11111111 <sub>B</sub>
			(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Register name	Address		bit7	bit6	bit5	bit 4	bit3	bit2	bit1	bit0	Initial value
ADER1	000019 <sub>H</sub>										11111111 <sub>B</sub>
			(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	




## (2) Block Diagram


### • I/O Port (Port 0 to 5, 8, and A to C)



### • I/O Ports with an Open-drain output (Port 6, and 9)




### • I/O Port (Port 7)



Note: Port 7 is input port. This pin also usable as I/O port for OCU internal function.

## (2) Block Diagram



## 6. PWC (Pulse Width Count) Timer

The PWC (pulse width count) timer is a 16-bit multifunction up-count timer with an input-signal pulse-width count function and a reload timer function. The hardware configuration of this module is a 16-bit up-count timer, an input pulse divider with divide ratio control register, four count input pins, and a 16-bit control register. Using these components, the PWC timer provides the following features:

- Timer functions:
  - An interrupt request can be generated at set time intervals.
  - Pulse signals synchronized with the timer cycle can be output.
  - The reference internal clock can be selected from among three internal clocks.
- Pulse-width count functions:
  - The time between arbitrary pulse input events can be counted.
  - The reference internal clock can be selected from among three internal clocks.
  - Various count modes:
    - “H” pulse width ( $\uparrow$  to  $\downarrow$ )/“L” pulse width ( $\downarrow$  to  $\uparrow$ )
    - Rising-edge cycle ( $\uparrow$  to  $\uparrow$ )/Falling-edge cycle ( $\downarrow$  to  $\downarrow$ )
    - Count between edges ( $\uparrow$  or  $\downarrow$  to  $\downarrow$  or  $\uparrow$ )
  - Cycle count can be performed by  $2^n$  division ( $n = 1, 2, 3, 4$ ) of the input pulse, with an 8 bit input divider.
  - An interrupt request can be generated once counting has been performed.
  - The number of times counting is to be performed (once or subsequently) can be selected.

The MB90220 series has four channels for this module.

### (1) Register Configuration

#### • PWC Control Status Register 0 to 3 (PWCSR0 to PWCSR3)

Register name	Address	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	
PWCSR0	000051 <sub>H</sub>	STRT	STOP	EDIR	EDIE	OVIR	OVIE	ERR	POUT	Initial value
PWCSR1	000053 <sub>H</sub>									00000000 <sub>B</sub>
PWCSR2	000055 <sub>H</sub>	(R/W)	(R/W)	(R)	(R/W)	(R/W)	(R/W)	(R)	(R/W)	
PWCSR3	000057 <sub>H</sub>									

Register name	Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWCSR0	000050 <sub>H</sub>	CKS1	CKS0	PIS1	PIS0	S/C	MOD1	MOD1	MOD0	Initial value
PWCSR1	000052 <sub>H</sub>									00000000 <sub>B</sub>
PWCSR2	000054 <sub>H</sub>	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
PWCSR3	000056 <sub>H</sub>									

#### • PWC Data Buffer Register 0 to 3 (PWCR0 to PWCR3)

Register name	Address	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	
PWCR0	001F01 <sub>H</sub>									Initial value
PWCR1	001F03 <sub>H</sub>									00000000 <sub>B</sub>
PWCR2	001F05 <sub>H</sub>									
PWCR3	001F07 <sub>H</sub>	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Register name	Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWCR0	001F00 <sub>H</sub>									Initial value
PWCR1	001F02 <sub>H</sub>									00000000 <sub>B</sub>
PWCR2	001F04 <sub>H</sub>									
PWCR3	001F06 <sub>H</sub>	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

## 12. Watchdog Timer and Timebase Timer Functions

The watchdog timer consists of a 2-bit watchdog counter using carry from an 18-bit timebase timer as the clock source, a control register, and a watchdog reset control section. The timebase timer consists of an 18-bit timer and an interval interrupt control circuit.

### (1) Register Configuration


- **Watchdog Timer Control Register (WDTC)**

Register name	Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Initial value
WDTC	0000A8 <sub>H</sub>	PONR	STBR	WRST	ERST	SRST	WTE	WT1	WT0	XXXXXXXX
		(R)	(R)	(R)	(R)	(R)	(W)	(W)	(W)	

- **Timebase Timer Control Register (TBTC)**

Register name	Address	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	Initial value
TBTC	0000A9 <sub>H</sub>	—	—	—	TBIE	TBOF	TBR	TBC1	TBC0	--- XXXXX
		(—)	(—)	(—)	(R/W)	(R/W)	(R)	(R/W)	(R/W)	

## (2) Block Diagram



## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

( $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min.	Max.		
Power supply voltage	$V_{CC}$	$V_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	
Program voltage	$V_{PP}$	$V_{PP}$	$V_{SS} - 0.3$	13.0	V	MB90P224A/P224B MB90W224A/W224B
Analog power supply voltage	$AV_{CC}$	$AV_{CC}$	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	Power supply voltage for A/D converter
	AVRH AVRL	AVRH AVRL	$V_{SS} - 0.3$	$AV_{CC}$	V	Reference voltage for A/D converter
Input voltage	$V_I^{*1}$	—	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	
Output voltage	$V_O$	*2	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	
“L” level output current	$I_{OL}$	*3	—	20	mA	Rush current
“L” level total output current	$\Sigma I_{OL}$	*3	—	50	mA	Total output current
“H” level output current	$I_{OH}$	*2	—	-10	mA	Rush current
“H” level total output current	$\Sigma I_{OH}$	*2	—	-48	mA	Total output current
Power consumption	$P_D$	—	—	650	mW	
Operating temperature	$T_A$	—	-40	+105	°C	MB90223/224/P224B /W224B
			-40	+85	°C	MB90P224A/W224A
Storage temperature	$T_{stg}$	—	-55	+150	°C	

\*1:  $V_I$  must not exceed  $V_{CC} + 0.3\text{ V}$ .

\*2: Output pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, PA0 to PA7, PB0 to PB7, PC0 to PC5

\*3: Output pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA7, PB0 to PB7, PC0 to PC5

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# MB90220 Series

(Continued)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Analog power supply voltage	I <sub>A</sub>	AV <sub>CC</sub>	f <sub>C</sub> = 16 MHz* <sup>9</sup>	—	3	7	mA	
	I <sub>AH</sub>		—	—	—	5* <sup>6</sup>	μA	At stop mode
Input capacitance	C <sub>IN</sub>	* <sup>7</sup>	—	—	10	—	pF	

\*1: Hysteresis input pins

$\overline{\text{RST}}$ ,  $\overline{\text{HST}}$ , P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P80 to P87, P90 to P97, PA0 to PA7, PB0 to PB7, PC0 to PC5

\*2: Output pins

P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, PA0 to PA7, PB0 to PB7, PC0 to PC5

\*3: Output pins

P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA7, PB0 to PB7, PC0 to PC5

\*4: A list of availabilities of pull-up/pull-down resistors

Pin name	MB90223/224	MB90P224A/W224A	MB90P224B/W224B
$\overline{\text{RST}}$	Availability of pull-up resistors is optionally defined.	Pull-up resistors available	Unavailable
MD1	Pull-up resistors available	Unavailable	Unavailable
MD0, MD2	Pull-up resistors available	Unavailable	Unavailable

\*5: V<sub>CC</sub> = +5.0 V, V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = +25°C, F<sub>C</sub> = 16 MHz

\*6: The current value applies to the CPU stop mode with A/D converter inactive (V<sub>CC</sub> = AV<sub>CC</sub> = AVR<sub>H</sub> = +5.5 V).

\*7: Other than V<sub>CC</sub>, V<sub>SS</sub>, AV<sub>CC</sub> and AV<sub>SS</sub>

\*8: Measurement condition of power supply current; external clock pin and output pin are open.

Measurement condition of V<sub>CC</sub>; see the table above mentioned.


\*9: F<sub>C</sub> = 12 MHz for MB90223

# MB90220 Series

## (10) Resource Input Timing

Single-chip mode MB90223/224/P224B/W224B: ( $V_{CC} = +4.5\text{ V to }+5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+105^\circ\text{C}$ )  
 MB90P224A/W224A : ( $V_{CC} = +4.5\text{ V to }+5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+85^\circ\text{C}$ )  
 External bus mode : ( $V_{CC} = +4.5\text{ V to }+5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+70^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Input pulse width	$t_{TIWH}$ $t_{TIWL}$	TIN1 to TIN5	Load condition: 80 pF	4 $t_{CYC}$	—	—	ns	External event count input mode
				2 $t_{CYC}$	—	—	ns	Trigger input/gate input mode
		PWC0 to PWC3		2 $t_{CYC}$	—	—	ns	
		ASR0 to ASR3		2 $t_{CYC}$	—	—	ns	
		INT0 to INT7		3 $t_{CYC}$	—	—	ns	
		TRG0		2 $t_{CYC}$	—	—	ns	
		ATG		2 $t_{CYC}$	—	—	ns	
	$t_{WIWL}$	$\overline{WI}$		4 $t_{CYC}$	—	—	ns	



## (11) Resource Output Timing

Single-chip mode MB90223/224/P224B/W224B: ( $V_{CC} = +4.5\text{ V to }+5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+105^\circ\text{C}$ )  
 MB90P224A/W224A : ( $V_{CC} = +4.5\text{ V to }+5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+85^\circ\text{C}$ )  
 External bus mode : ( $V_{CC} = +4.5\text{ V to }+5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+70^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
CLK $\uparrow \rightarrow T_{OUT}$ transition time	$t_{ro}$	TOT0 to TOT5 PPG0 to PPG1 POT0 to POT3 DOT0 to DOT7	Load condition: 80 pF	—	—	30	ns	



## 5. A/D Converter Electrical Characteristics

Single-chip mode MB90223/224/P224B/W224B

: ( $AV_{CC} = V_{CC} = +4.5\text{ V}$  to  $+5.5\text{ V}$ ,  $AV_{SS} = V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $+4.5\text{ V} \leq AVR_H - AVR_L$ )

MB90P224A/W224A

: ( $AV_{CC} = V_{CC} = +4.5\text{ V}$  to  $+5.5\text{ V}$ ,  $AV_{SS} = V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $+4.5\text{ V} \leq AVR_H - AVR_L$ )

External bus mode

: ( $AV_{CC} = V_{CC} = +4.5\text{ V}$  to  $+5.5\text{ V}$ ,  $AV_{SS} = V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $+4.5\text{ V} \leq AVR_H - AVR_L$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Resolution	n	—	—	—	—	10	bit	
Total error	—	—	—	—	—	$\pm 3.0$	LSB	
Linearity error	—	—	—	—	—	$\pm 2.0$	LSB	
Differential linearity error	—	—	—	—	—	$\pm 1.5$	LSB	
Zero transition voltage	$V_{0T}$	AN00 to AN15	—	$AVRL - 1.5$	$AVRL + 0.5$	$AVRL + 2.5$	LSB	
Full-scale transition voltage	$V_{FST}$		—	$AVRH - 3.5$	$AVRH - 1.5$	$AVRH + 0.5$	LSB	
Conversion time*1	$T_{CONV}$	—	$t_{CYC} = 62.5\text{ ns}$	6.125	—	—	$\mu\text{s}$	98 machine cycles
Sampling period	$T_{SAMP}$	—		3.75	—	—	$\mu\text{s}$	60 machine cycles
Analog port input current	$I_{AIN}$	AN00 to AN15	—	—	—	$\pm 0.1$	$\mu\text{A}$	
Analog input voltage	$V_{AIN}$		—	$AVRL$	—	$AVRH$	V	
Analog reference voltage	—	$AVRH$	—	$AVRL$	—	$AV_{CC}$	V	
		$AVRL$	—	$AV_{SS}$	—	$AVRH$	V	
Reference voltage supply current	$I_R$	$AVRH$	—	—	200	500	$\mu\text{A}$	
	$I_{RH}$		—	—	—	$5^{*2}$	$\mu\text{A}$	
Variation between channels	—	AN00 to AN15	—	—	—	4	LSB	

\*1: These standards in this table are for MB90224/P224A/P224B/W224A/W224B.

MB90223: Minimum conversion time is  $8.17\text{ }\mu\text{s}$  and minimum sampling time is  $5\text{ }\mu\text{s}$  at  $t_{CYC} = 83.4\text{ ns}$ .

\*2: The current value applies to the CPU stop mode with the A/D converter inactive ( $V_{CC} = AV_{CC} = AVR_H = +5.5\text{ V}$ ).

Notes: (1) The error becomes larger as  $|AVRH - AVR_L|$  becomes smaller.

(2) Use the output impedance of the external circuit for analog input under the following conditions:

External circuit output impedance < approx.  $10\text{ k}\Omega$  (Sampling time approx.  $3.75\text{ }\mu\text{s}$ ,  $t_{CYC} = 62.5\text{ ns}$ )

(3) Precision values are standard values applicable to sleep mode.

(4) If  $V_{CC}/AV_{CC}$  or  $V_{SS}/AV_{SS}$  is caused by a noise to drop to below the analog input voltage, the analog input current is likely to increase. In such cases, a bypass capacitor or the like should be provided in the external circuit to suppress the noise.



## ■ INSTRUCTION SET (412 INSTRUCTIONS)

**Table 1 Explanation of Items in Table of Instructions**

Item	Explanation
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction.
#	Indicates the number of bytes.
~	Indicates the number of cycles. See Table 4 for details about meanings of letters in items.
B	Indicates the correction value for calculating the number of actual cycles during execution of instruction. The number of actual cycles during execution of instruction is summed with the value in the “cycles” column.
Operation	Indicates operation of instruction.
LH	Indicates special operations involving the bits 15 through 08 of the accumulator. Z: Transfers “0”. X: Extends before transferring. —: Transfers nothing.
AH	Indicates special operations involving the high-order 16 bits in the accumulator. *: Transfers from AL to AH. —: No transfer. Z: Transfers 00 <sub>H</sub> to AH. X: Transfers 00 <sub>H</sub> or FF <sub>H</sub> to AH by extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit), N (negative), Z (zero), V (overflow), and C (carry). *: Changes due to execution of instruction. —: No change. S: Set by execution of instruction. R: Reset by execution of instruction.
S	
T	
N	
Z	
V	
C	
RMW	Indicates whether the instruction is a read-modify-write instruction (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory). *: Instruction is a read-modify-write instruction —: Instruction is not a read-modify-write instruction Note: Cannot be used for addresses that have different meanings depending on whether they are read or written.

(Continued)

Symbol	Explanation
#imm4 #imm8 #imm16 #imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset value
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
( )b	Bit address
rel ear eam	Branch specification relative to PC Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

(Continued)

Mnemonic		#	cycles	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
XCH	A, ear	2	3	0	byte (A) ↔ (ear)	Z	—	—	—	—	—	—	—	—	—
XCH	A, eam	2+	3+ (a)	2× (b)	byte (A) ↔ (eam)	Z	—	—	—	—	—	—	—	—	—
XCH	Ri, ear	2	4	0	byte (Ri) ↔ (ear)	—	—	—	—	—	—	—	—	—	—
XCH	Ri, eam	2+	5+ (a)	2× (b)	byte (Ri) ↔ (eam)	—	—	—	—	—	—	—	—	—	—

For an explanation of “(a)” and “(b)”, refer to Table 4, “Number of Execution Cycles for Each Form of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

# MB90220 Series

**Table 7 Transfer Instructions (Word) [40 Instructions]**

Mnemonic	#	cycles	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOVW A, dir	2	2	(c)	word (A) ← (dir)	—	*	—	—	—	*	*	—	—	—
MOVW A, addr16	3	2	(c)	word (A) ← (addr16)	—	*	—	—	—	*	*	—	—	—
MOVW A, SP	1	2	0	word (A) ← (SP)	—	*	—	—	—	*	*	—	—	—
MOVW A, RWi	1	1	0	word (A) ← (RWi)	—	*	—	—	—	*	*	—	—	—
MOVW A, ear	2	1	0	word (A) ← (ear)	—	*	—	—	—	*	*	—	—	—
MOVW A, eam	2+	2+ (a)	(c)	word (A) ← (eam)	—	*	—	—	—	*	*	—	—	—
MOVW A, io	2	2	(c)	word (A) ← (io)	—	*	—	—	—	*	*	—	—	—
MOVW A, @A	2	2	(c)	word (A) ← ((A))	—	—	—	—	—	*	*	—	—	—
MOVW A, #imm16	3	2	0	word (A) ← imm16	—	*	—	—	—	*	*	—	—	—
MOVW A, @RWi+disp8	2	3	(c)	word (A) ← ((RWi) +disp8)	—	*	—	—	—	*	*	—	—	—
MOVW A, @RLi+disp8	3	6	(c)	word (A) ← ((RLi) +disp8)	—	*	—	—	—	*	*	—	—	—
MOVW A, @SP+disp8	3	3	(c)	word (A) ← ((SP) +disp8)	—	*	—	—	—	*	*	—	—	—
MOVW A, @A	2	2	(c)	word (A) ← ((A))	—	—	—	—	—	*	*	—	—	—
MOVW dir, A	2	2	(c)	word (dir) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW addr16, A	3	2	(c)	word (addr16) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW SP, # imm16	4	2	0	word (SP) ← imm16	—	—	—	—	—	*	*	—	—	—
MOVW SP, A	1	2	0	word (SP) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW RWi, A	1	1	0	word (RWi) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW ear, A	2	2	0	word (ear) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW eam, A	2+	2+ (a)	(c)	word (eam) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW io, A	2	2	(c)	word (io) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW @RWi+disp8, A	2	3	(c)	word ((RWi) +disp8) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW @RLi+disp8, A	3	6	(c)	word ((RLi) +disp8) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW @SP+disp8, A	3	3	(c)	word ((SP) +disp8) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW addr24, A	5	3	(c)	word (addr24) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW @A, RWi	2	3	(c)	word ((A)) ← (RWi)	—	—	—	—	—	*	*	—	—	—
MOVW RWi, ear	2	2	0	word (RWi) ← (ear)	—	—	—	—	—	*	*	—	—	—
MOVW RWi, eam	2+	3+ (a)	(c)	word (RWi) ← (eam)	—	—	—	—	—	*	*	—	—	—
MOVW ear, RWi	2	3	0	word (ear) ← (RWi)	—	—	—	—	—	*	*	—	—	—
MOVW eam, RWi	2+	3+ (a)	(c)	word (eam) ← (RWi)	—	—	—	—	—	*	*	—	—	—
MOVW RWi, #imm16	3	2	0	word (RWi) ← imm16	—	—	—	—	—	*	*	—	—	—
MOVW io, #imm16	4	3	(c)	word (io) ← imm16	—	—	—	—	—	—	—	—	—	—
MOVW ear, #imm16	4	2	0	word (ear) ← imm16	—	—	—	—	—	*	*	—	—	—
MOVW eam, #imm16	4+	2+ (a)	(c)	word (eam) ← imm16	—	—	—	—	—	—	—	—	—	—
MOVW @AL, AH	2	2	(c)	word ((A)) ← (AH)	—	—	—	—	—	*	*	—	—	—
XCHW A, ear	2	3	0	word (A) ↔ (ear)	—	—	—	—	—	—	—	—	—	—
XCHW A, eam	2+	3+ (a)	2× (c)	word (A) ↔ (eam)	—	—	—	—	—	—	—	—	—	—
XCHW RWi, ear	2	4	0	word (RWi) ↔ (ear)	—	—	—	—	—	—	—	—	—	—
XCHW RWi, eam	2+	5+ (a)	2× (c)	word (RWi) ↔ (eam)	—	—	—	—	—	—	—	—	—	—

Note: For an explanation of “(a)” and “(c)”, refer to Table 4, “Number of Execution Cycles for Each Form of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

# MB90220 Series

**Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]**

Mnemonic	#	cycles	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
ADD A, #imm8	2	2	0	byte (A) $\leftarrow$ (A) +imm8	Z	—	—	—	—	*	*	*	*	—
ADD A, dir	2	3	(b)	byte (A) $\leftarrow$ (A) +(dir)	Z	—	—	—	—	*	*	*	*	—
ADD A, ear	2	2	0	byte (A) $\leftarrow$ (A) +(ear)	Z	—	—	—	—	*	*	*	*	—
ADD A, eam	2+	3+ (a)	(b)	byte (A) $\leftarrow$ (A) +(eam)	Z	—	—	—	—	*	*	*	*	—
ADD ear, A	2	2	0	byte (ear) $\leftarrow$ (ear) + (A)	—	—	—	—	—	*	*	*	*	*
ADD eam, A	2+	3+ (a)	2 $\times$ (b)	byte (eam) $\leftarrow$ (eam) + (A)	Z	—	—	—	—	*	*	*	*	*
ADDC A	1	2	0	byte (A) $\leftarrow$ (AH) + (AL) + (C)	Z	—	—	—	—	*	*	*	*	—
ADDC A, ear	2	2	0	byte (A) $\leftarrow$ (A) + (ear) + (C)	Z	—	—	—	—	*	*	*	*	—
ADDC A, eam	2+	3+ (a)	(b)	byte (A) $\leftarrow$ (A) + (eam) + (C)	Z	—	—	—	—	*	*	*	*	—
ADDC A	1	3	0	byte (A) $\leftarrow$ (AH) + (AL) + (C) (Decimal)	Z	—	—	—	—	*	*	*	*	—
SUB A, #imm8	2	2	0	byte (A) $\leftarrow$ (A) -imm8	Z	—	—	—	—	*	*	*	*	—
SUB A, dir	2	3	(b)	byte (A) $\leftarrow$ (A) - (dir)	Z	—	—	—	—	*	*	*	*	—
SUB A, ear	2	2	0	byte (A) $\leftarrow$ (A) - (ear)	Z	—	—	—	—	*	*	*	*	—
SUB A, eam	2+	3+ (a)	(b)	byte (A) $\leftarrow$ (A) - (eam)	Z	—	—	—	—	*	*	*	*	—
SUB ear, A	2	2	0	byte (ear) $\leftarrow$ (ear) - (A)	—	—	—	—	—	*	*	*	*	*
SUB eam, A	2+	3+ (a)	2 $\times$ (b)	byte (eam) $\leftarrow$ (eam) - (A)	—	—	—	—	—	*	*	*	*	*
SUBC A	1	2	0	byte (A) $\leftarrow$ (AH) - (AL) - (C)	Z	—	—	—	—	*	*	*	*	—
SUBC A, ear	2	2	0	byte (A) $\leftarrow$ (A) - (ear) - (C)	Z	—	—	—	—	*	*	*	*	—
SUBC A, eam	2+	3+ (a)	(b)	byte (A) $\leftarrow$ (A) - (eam) - (C)	Z	—	—	—	—	*	*	*	*	—
SUBDC A	1	3	0	byte (A) $\leftarrow$ (AH) - (AL) - (C) (Decimal)	Z	—	—	—	—	*	*	*	*	—
ADDW A	1	2	0	word (A) $\leftarrow$ (AH) + (AL)	—	—	—	—	—	*	*	*	*	—
ADDW A, ear	2	2	0	word (A) $\leftarrow$ (A) +(ear)	—	—	—	—	—	*	*	*	*	—
ADDW A, eam	2+	3+ (a)	(c)	word (A) $\leftarrow$ (A) +(eam)	—	—	—	—	—	*	*	*	*	—
ADDW A, #imm16	3	2	0	word (A) $\leftarrow$ (A) +imm16	—	—	—	—	—	*	*	*	*	—
ADDW ear, A	2	2	0	word (ear) $\leftarrow$ (ear) + (A)	—	—	—	—	—	*	*	*	*	*
ADDW eam, A	2+	3+ (a)	2 $\times$ (c)	word (eam) $\leftarrow$ (eam) + (A)	—	—	—	—	—	*	*	*	*	*
ADDCW A, ear	2	2	0	word (A) $\leftarrow$ (A) + (ear) + (C)	—	—	—	—	—	*	*	*	*	—
ADDCW A, eam	2+	3+ (a)	(c)	word (A) $\leftarrow$ (A) + (eam) + (C)	—	—	—	—	—	*	*	*	*	—
SUBW A	1	2	0	word (A) $\leftarrow$ (AH) - (AL)	—	—	—	—	—	*	*	*	*	—
SUBW A, ear	2	2	0	word (A) $\leftarrow$ (A) - (ear)	—	—	—	—	—	*	*	*	*	—
SUBW A, eam	2+	3+ (a)	(c)	word (A) $\leftarrow$ (A) - (eam)	—	—	—	—	—	*	*	*	*	—
SUBW A, #imm16	3	2	0	word (A) $\leftarrow$ (A) -imm16	—	—	—	—	—	*	*	*	*	—
SUBW ear, A	2	2	0	word (ear) $\leftarrow$ (ear) - (A)	—	—	—	—	—	*	*	*	*	*
SUBW eam, A	2+	3+ (a)	2 $\times$ (c)	word (eam) $\leftarrow$ (eam) - (A)	—	—	—	—	—	*	*	*	*	*
SUBCW A, ear	2	2	0	word (A) $\leftarrow$ (A) - (ear) - (C)	—	—	—	—	—	*	*	*	*	—
SUBCW A, eam	2+	3+ (a)	(c)	word (A) $\leftarrow$ (A) - (eam) - (C)	—	—	—	—	—	*	*	*	*	—
ADDL A, ear	2	5	0	long (A) $\leftarrow$ (A) + (ear)	—	—	—	—	—	*	*	*	*	—
ADDL A, eam	2+	6+ (a)	(d)	long (A) $\leftarrow$ (A) + (eam)	—	—	—	—	—	*	*	*	*	—
ADDL A, #imm32	5	4	0	long (A) $\leftarrow$ (A) +imm32	—	—	—	—	—	*	*	*	*	—
SUBL A, ear	2	5	0	long (A) $\leftarrow$ (A) - (ear)	—	—	—	—	—	*	*	*	*	—
SUBL A, eam	2+	6+ (a)	(d)	long (A) $\leftarrow$ (A) - (eam)	—	—	—	—	—	*	*	*	*	—
SUBL A, #imm32	5	4	0	long (A) $\leftarrow$ (A) -imm32	—	—	—	—	—	*	*	*	*	—

For an explanation of “(a)”, “(b)”, “(c)” and “(d)”, refer to Table 4, “Number of Execution Cycles for Each Form of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”