

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90224pf-gt-370e1
Supplier Device Package	120-QFP (28x28)
Package / Case	120-BQFP
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 105°C (TA)
Oscillator Type	External
Data Converters	A/D 16x10b
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
RAM Size	4.5K x 8
EEPROM Size	-
Program Memory Type	Mask ROM
Program Memory Size	96KB (96K x 8)
Number of I/O	102
Peripherals	POR, PWM, WDT
Connectivity	EBI/EMI, UART/USART
Speed	16MHz
Core Size	16-Bit
Core Processor	F ² MC-16F
Product Status	Obsolete
Details	

Pin no. QFP*	Pin name	Circuit type	Function
12 to 16	INT3 to INT7	С	External interrupt request input pins When external interrupts are enabled, these inputs may be used suddenly at any time; therefore, it is necessary to stop output by other functions on these pins, except when using them for output deliberately.
78	78 P50 C		General-purpose I/O port This function is valid in single-chip mode and when the CLK output specification is disabled.
	CLK		CLK output pin This function is valid in modes where the external bus is enabled and the CLK output specification is enabled.
79	P51	С	General-purpose I/O port This function is valid in single-chip mode or when the ready function is disabled.
	RDY		Ready input pin This function is valid in modes where the external bus is enabled and the ready function is enabled.
80	P52	С	General-purpose I/O port This function is valid in single-chip mode or when the hold function is disabled.
	HAK		Hold acknowledge output pin This function is valid in modes where the external bus is enabled and the hold function is enabled.
81	P53	С	General-purpose I/O port This function is valid in single-chip mode or external bus mode and when the hold function is disabled.
	HRQ		Hold request input pin This function is valid in modes where the external bus is enabled and the hold function is enabled. During this operation, the input may be used suddenly at any time; therefore, it is necessary to stop output by other fuctions on this pin, except when using it for output deliberately.
82	P54	С	General-purpose I/O port This function is valid in single-chip mode, when the external bus is in 8-bit mode, or when WRH pin output is disabled.
	WRH		Write strobe output pin for the high-order 8 bits of the data bus This function is valid in modes where the external bus is enabled, the external bus is in 16-bit mode, and WRH pin output is enabled.
83	P55	С	General-purpose I/O port This function is valid in single-chip mode or when \overline{WRL} pin output is disabled.
	WRL		Write strobe output pin for the low-order 8 bits of the data bus This function is valid in modes where the external bus is enabled and WRL pin output is enabled.

^{*:} FPT-120P-M03, FPT-120C-C02

(Continued)



☐ ⊢ : P-type transistor ☐ ⊢ : N-type transistor

Note: The pull-up and pull-down resistors are always connected, regardless of the state.

3. EPROM Programmer Socket Adapter and Recommended Programmer Manufacturer

Part No.			MB90P224B
Package	QFP-120		
Compatible sock Sun Hayato Co.,	-		ROM-120QF-32DP-16F
Recommended programmer manufacturer and programmer name	Advantest corp.	R4945A (main unit) + R49451A (adapter)	Recommended

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403

FAX: (81)-3-5396-9106

Advantest Corp.: TEL: Except JAPAN (81)-3-3930-4111

4. Erase Procedure

Data written in the MB90W224A/W224B is erased (from "0" to "1") by exposing the chip to ultraviolet rays with a wavelength of 2,537 Å through the translucent cover.

Recommended irradiation dosage for exposure is 10 Wsec/cm². This amount is reached in 15 to 20 minutes with a commercial ultraviolet lamp positioned 2 to 3 cm above the package (when the package surface illuminance is $1200 \, \mu \text{W/cm}^2$).

If the ultraviolet lamp has a filter, remove the filter before exposure. Attaching a mirrored plate to the lamp increases the illuminance by a factor of 1.4 to 1.8, thus shortening the required erasure time. If the translucent part of the package is stained with oil or adhesive, transmission of ultraviolet rays is degraded, resulting in a longer erasure time. In that case, clean the translucent part using alcohol (or other solvent not affecting the package).

The above recommended dosage is a value which takes the guard band into consideration and is a multiple of the time in which all bits can be evaluated to have been erased. Observe the recommended dosage for erasure; the purpose of the guard band is to ensure erasure in all temperature and supply voltage ranges. In addition, check the life span of the lamp and control the illuminance appropriately.

Data in the MB90W224A/W224B is erased by exposure to light with a wavelength of 4,000 Å or less.


Data in the device is also erased even by exposure to fluorescent lamp light or sunlight although the exposure results in a much lower erasure rate than exposure to 2,537 Å ultraviolet rays. Note that exposure to such lights for an extended period will therefore affect system reliability. If the chip is used where it is exposed to any light with a wavelength of 4,000 Å or less, cover the translucent part, for example, with a protective seal to prevent the chip from being exposed to the light.

Exposure to light with a wavelength of 4,000 to 5,000 Å or more will not erase data in the device. If the light applied to the chip has a very high illuminance, however, the device may cause malfunction in the circuit for reasons of general semiconductor characteristics. Although the circuit will recover normal operation when exposure is stopped, the device requires proper countermeasures for use in a place exposed continuously to such light even though the wavelength is 4,000 Å or more.


Address	Register	Register name	Access	Resouce name	Initial value
001F28н	OCU compare lower-order data	CPR06L			0000000
001F29н	register 06	CPRUOL	R/W	Output	0000000
001F2Aн	OCU compare higher-order data	CPR06	IN/ VV	compare 12	0000000
001F2Bн	register 06	CFR00			0000000
001F2Cн	OCU compare lower-order data	CPR07L			0000000
001F2Dн	register 07	CFRUIL	R/W	Output	0000000
001F2Ен	OCU compare higher-order data	CPR07	IN/ VV	compare 13	0000000
001F2Fн	register 07	CPRUI			0000000
001F30н	16-bit timer register 0	TMR0	R		XXXXXXX
001F31н	To-bit timer register o	TIVIKU	K	16-bit reload	XXXXXXX
001F32н	16 hit relead register 0	TMRLR0	W	timer 0	XXXXXXX
001F33н	- 16-bit reload register 0	TIVIRLE	VV		XXXXXXX
001F34н	10 hit times a register 1	TMR1	6		XXXXXXX
001F35н	16-bit timer register 1	TIVIKT	R	16-bit reload timer 1	XXXXXXX
001F36н	16 hit times relead register 1	TMRLR1	W		XXXXXXX
001F37н	- 16-bit timer reload register 1				XXXXXXX
001F38н	16 hit timer register 2	TMR2	R	16-bit reload	XXXXXXX
001F39н	16-bit timer register 2	IIVIKZ			XXXXXXX
001F3Ан	16 hit times relead register 2	TMDI DO	107	timer 2	XXXXXXX
001F3Вн	16-bit timer reload register 2	TMRLR2	W		XXXXXXX
001F3Сн	16 hit timer register 2	TMD2	D		XXXXXXX
001F3Dн	- 16-bit timer register 3	TMR3	R	16-bit reload	XXXXXXX
001F3Ен	10 hit times relead register 2	TMDI Do	107	timer 3	XXXXXXX
001F3Fн	16-bit timer reload register 3	TMRLR3	W		XXXXXXX
001F40н	40 hit time an arrivate at 4	TMD 4			XXXXXXX
001F41н	16-bit timer register 4	TMR4	R	16-bit reload	XXXXXXX
001F42н	16 bit timer relead register 4	TMDI D4	\^/	timer 4	XXXXXXXX
001F43н	- 16-bit timer reload register 4	TMRLR4	W		XXXXXXXX
001F44н	16 hit timer register 5	TMDE	D.		XXXXXXX
001F45н	- 16-bit timer register 5	ister 5 TMR5	R	16-bit reload	XXXXXXXX
001F46н	40 hit times relead to a list of	TMDIDE	107	timer 0	XXXXXXX
001F47н	16-bit timer reload register 5	TMRLR5	W		XXXXXXX

■ INTERRUPT SOURCES AND INTERRUPT VECTORS/INTERRUPT CONTROL REGISTERS


Interrupt source	El ² OS support	In	terrup	t vector	Interrupt control register		
·	Support	N	Ο.	Address	ICR	Address	
Reset	×	#08	08н	FFFFDCH	_	_	
INT9 instruction	×	#09	09н	FFFFD8 _H	_	_	
Exception	×	#10	ОАн	FFFFD4 _H	_	_	
External interrupt #0	Δ	#11	0Вн	FFFFD0 _H	ICR00	0000В0н	
External interrupt #1	Δ	#12	0Сн	FFFFCCH	ICIXOO	ООООВОН	
External interrupt #2	Δ	#13	0Дн	FFFFC8 _H	ICR01	0000В1н	
Input capture 0	Δ	#14	0Ен	FFFFC4 _H	ICKUI	ООООБТН	
PWC0 count completed/overflow	Δ	#15	0Гн	FFFFC0 _H	ICR02	000000	
PWC1 count completed/overflow/input capture 1	Δ	#16	10н	FFFFBCH	ICR02	0000В2н	
PWC2 count completed/overflow/input capture 2	Δ	#17	11н	FFFFB8 _H	ICR03	0000ВЗн	
PWC3 count completed/overflow/input capture 3	Δ	#18	12н	FFFFB4 _H	ICRUS	0000B3H	
24-bit timer, overflow	Δ	#19	13н	FFFFB0 _H		0000В4н	
24-bit timer, intermediate bit/timebase timer, interval interrupt	Δ	#20	14н	FFFFACH	ICR04		
Compare 0	Δ	#21	15н	FFFFA8 _H	ICR05	0000В5н	
Compare 1	Δ	#22	16н	FFFFA4 _H	101103	0000B3H	
Compare 2	Δ	#23	17н	FFFFA0 _H	ICR06	0000В6н	
Compare 3	Δ	#24	18н	FFFF9C _H	ICIXOO		
Compare 4/6	Δ	#25	19н	FFFF98 _H	ICR07	0000В7н	
Compare 5/7	Δ	#26	1Ан	FFFF94 _H	ICIXO7	0000Б7н	
16-bit timer 0/1/2, overflow/PPG0	Δ	#27	1Вн	FFFF90 _H	ICR08	0000В8н	
16-bit timer 3/4/5, overflow/PPG1	Δ	#28	1Сн	FFFF8C _H	ICIXOO	ООООВОН	
10-bit A/D converter count completed		#29	1Dн	FFFF88 _H	ICR09	0000В9н	
UART1 transmission completed	Δ	#31	1Fн	FFFF80 _H	ICR10	0000ВАн	
UART1 reception completed	Δ	#32	20н	FFFF7C _H	ICKTO	UUUUDAH	
UART0 (ch.1) transmission completed	Δ	#33	21н	FFFF78 _H	ICR11	0000ВВн	
UART0 (ch.2) transmission completed	Δ	#34	22н	FFFF74 _H	ICIXII	ООООВЬН	
UART0 (ch.1) reception completed	0	#35	23н	FFFF70 _H	ICR12	000080	
UART0 (ch.2) reception completed	Δ	#36	24н	FFFF6C _H	IUKIZ	0000ВСн	
UART0 (ch.0) transmission completed	0	#37	25н	FFFF68 _H	ICR13	0000ВДн	



(2) Block Diagram



(2) Block Diagram



Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farameter	Symbol	Fili liaille	Min. Typ		Тур.	Max.	Oilit	Remarks
Analog power	IA	AVcc	fc = 16 MHz*9	_	3	7	mA	
supply voltage	oply voltage I _{AH}	AVCC	_	_	_	5*6	μΑ	At stop mode
Input capacitance	Cin	*7	_		10	_	pF	

- *1: Hysteresis input pins
 - RST, HST, P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P80 to P87, P90 to P97, PA0 to PA7, PB0 to PB7, PC0 to PC5
- *2: Ouput pins
 P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, PA0 to PA7, PB0 to PB7, PC0 to PC5
- *3: Output pins
 P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA7, PB0 to PB7, PC0 to PC5
- *4: A list of availabilities of pull-up/pull-down resistors

Pin name	MB90223/224	MB90P224A/W224A	MB90P224B/W224B
RST	Availability of pull-up resistors is optionally defined.	Pull-up resistors available	Unavailable
MD1	Pull-up resistors available	Unavailable	Unavailable
MD0, MD2	Pull-up resistors available	Unavailable	Unavailable

- *5: Vcc = +5.0 V, Vss = 0.0 V, $TA = +25^{\circ}C$, Fc = 16 MHz
- *6: The current value applies to the CPU stop mode with A/D converter inactive (Vcc = AVcc = AVRH = +5.5 V).
- *7: Other than Vcc, Vss, AVcc and AVss
- *8: Measurement condition of power supply current; external clock pin and output pin are open. Measurement condition of Vcc; see the table above mentioned.
- *9: Fc = 12 MHz for MB90223

4. AC Characteristics

(1) Clock Timing Standards


Single-chip mode MB90223/224/P224B/W224B : ($Vcc = +4.5 \text{ to } +5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$)


MB90P224A/W224A : $(Vcc = +4.5 \text{ to } +5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

External bus mode : $(Vcc = +4.5 \text{ to } +5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +70^{\circ}\text{C})$

Doromotor	Symbol	mbol Pin Condition Win. Typ. Max			Unit	Remarks		
Parameter	Symbol			Min.	Тур.	Max.	Offic	Remarks
Clock frequency	Fc	X0, X1	, X1 —		_	16	MHz	MB90224/ P224A/P224B MB90W224A/ W224B
				10	_	12	MHz	MB90223
Clock cycle time	tc	X0, X1	_	62.5	_	100	ns	MB90224/ P224A/P224B MB90W224A/ W224B
				83.4	_	100	ns	MB90223
Input clock pulse width	Pwh PwL	X0	_	0.4 tc	_	0.6 t _c	ns	Equivalent to 60% duty ratio
Input clock rising/falling times	t _{cr}	X0	_	_	_	8	ns	tor + tof

$$tc = 1/fc$$







(5) Bus Read Timing

 $(Vcc = +4.5 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ TA} = -40^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	Fili Ilalile	Condition	Min.	Max.	Oilit	Nemarks
Valid address $\rightarrow \overline{RD} \downarrow time$	t avrl	A23 to A00		tcyc/2 - 20	_	ns	
RD pulse width	trlrh	RD		tcyc - 25	_	ns	
$\overline{RD} \downarrow \to Valid$ data input	t RLDV			_	tcyc - 30	ns	
$\overline{RD} \uparrow \to Data$ hold time	t RHDX	D15 to D00	Load	0	_	ns	
$\hbox{Valid address} \rightarrow \hbox{Valid data input}$	t avdv		condition: 80 pF	_	3 tcyc/2 - 40	ns	
$\overline{RD} \!\uparrow \! o \! Address$ valid time	t RHAX	A23 to A00	ου με	tcyc/2 - 20	_	ns	
Valid address → CLK ↑ time	t avch	A23 to A00 CLK		tcyc/2 - 25	_	ns	
$\overline{RD} \downarrow \to CLK \downarrow time$	t RLCL	RD, CLK		tcyc/2 - 25	_	ns	





■ INSTRUCTION SET (412 INSTRUCTIONS)

Table 1 Explanation of Items in Table of Instructions

Item	Explanation
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction.
#	Indicates the number of bytes.
~	Indicates the number of cycles. See Table 4 for details about meanings of letters in items.
В	Indicates the correction value for calculating the number of actual cycles during execution of instruction. The number of actual cycles during execution of instruction is summed with the value in the "cycles" column.
Operation	Indicates operation of instruction.
LH	Indicates special operations involving the bits 15 through 08 of the accumulator. Z: Transfers "0". X: Extends before transferring. —: Transfers nothing.
АН	Indicates special operations involving the high-order 16 bits in the accumulator. *: Transfers from AL to AH. —: No transfer. Z: Transfers 00H to AH. X: Transfers 00H or FFH to AH by extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky
S	bit), N (negative), Z (zero), V (overflow), and C (carry). *: Changes due to execution of instruction.
Т	—: No change.
N	S: Set by execution of instruction. R: Reset by execution of instruction.
Z	
V	
С	
RMW	Indicates whether the instruction is a read-modify-write instruction (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.). *: Instruction is a read-modify-write instruction —: Instruction is not a read-modify-write instruction Note: Cannot be used for addresses that have different meanings depending on whether they are read or written.

Table 3 Effective Address Fields

Code	Notation	Address format	Number of bytes in address extemsion*
00 01 02 03 04 05 06 07	R0 RW0 RL0 R1 RW1 (RL0) R2 RW2 RL1 R3 RW3 (RL1) R4 RW4 RL2 R5 RW5 (RL2) R6 RW6 RL3 R7 RW7 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3	Register indirect	0
0C 0D 0E 0F	@ RW0 + @ RW1 + @ RW2 + @ RW3 +	Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@ RW0 + disp8 @ RW1 + disp8 @ RW2 + disp8 @ RW3 + disp8 @ RW4 + disp8 @ RW5 + disp8 @ RW6 + disp8 @ RW7 + disp8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16	Register indirect with 16-bit displacemen	2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 addr16	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

^{*:} The number of bytes for address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the Table of Instructions.

Table 4 Number of Execution Cycles for Each Form of Addressing

Code	Operand	(a)*
Code	Operand	Number of execution cycles for each from of addressing
00 to 07	Ri RWi RLi	Listed in Table of Instructions
08 to 0B	@RWj	1
0C to 0F	@RWj+	4
10 to 17	@RWi + disp8	1
18 to 1B	@RWj + disp16	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 @addr16	2 2 2 1

^{*: &}quot;(a)" is used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 5 Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(k))*	(0	;) *	(d)* long				
Operand	by	/te	wo	ord					
Internal register	+	0	+	0	+	0			
Internal RAM even address	+	0	+	0	+	0			
Internal RAM odd address	+	0	+	1	+	2			
Even address not in internal RAM	+	1	+	1	+	2			
Odd address not in internal RAM	+	1	+	3	+	6			
External data bus (8 bits)	+	1	+	3	+	6			

^{*: &}quot;(b)", "(c)", and "(d)" are used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 7 Transfer Instructions (Word) [40 Instructions]

Mnemonic	#	cycles	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
MOVW A, dir	2	2	(c)	word (A) \leftarrow (dir)	_	*	_	_	_	*	*	_	_	_
MOVW A, addr16	3	2	(c)	word (A) ← (addr16)	-	*	_	_	_	*	*	_	-	_
MOVW A, SP	1	2	0	word (A) \leftarrow (SP)	-	*	_	_	_	*	*	_	-	_
MOVW A, RWi	1	1	0	word (A) \leftarrow (RWi)	-	*	_	_	_	*	*	_	_	_
MOVW A, ear	2	1	0	word (A) \leftarrow (ear)	-	*	_	_	_	*	*	_	_	_
MOVW A, eam	2+	2+ (a)	(c)	word $(A) \leftarrow (eam)$	-	*	_	_	_	*	*	_	_	_
MOVW A, io	2	2	(c)	word (A) \leftarrow (io)	-	*	_	_	_	*	*	_	_	_
MOVW A, @A	2	2	(c)	word $(A) \leftarrow ((A))$	-	- *	_	_	_	*	*	_	-	-
MOVW A, #imm16	3	2	0	word (A) \leftarrow imm16	-	*	-	_	_	*	*	_	_	_
MOVW A, @RWi+disp8	2	3	(c)	word (A) \leftarrow ((RWi) +disp8)	-	*	-	_	_	*	*	_	_	_
MOVW A, @RLi+disp8	3	6	(c)	word (A) \leftarrow ((RLi) +disp8)	_	*	-	_	_	*	*		_	_
MOVW A, @SP+disp8	3	3	(c)	word (A) \leftarrow ((SP) +disp8		*	_	_	_	*	*	_	_	_
MOVPW A, addr24	5	3	(c)	word (A) \leftarrow (addr24)	_		_	_	_	*	*	_	_	
MOVPW A, @A	2	2	(c)	word (A) \leftarrow ((A))	-	_	_	_	_			_		
MOVW dir, A	2	2	(c)	word (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	-
MOVW addr16, A	3	2	(c)	word (addr16) ← (A)	-	_	_	_	_	*	*	_	-	_
MOVW SP, # imm16	4	2	0	word (SP) ← imm16	-	_	_	_	_	*	*	_	-	_
MOVW SP, A	1	2	0	word (SP) \leftarrow (A)	-	_	_	_	_	*	*	_	_	_
MOVW RWi, A	1	1	0	word (RWi) \leftarrow (A)	-	_	_	_	_	*	*	_	_	_
MOVW ear, A	2	2	0	word (ear) \leftarrow (A)	-	_	-	_	_	*	*	_	_	_
MOVW eam, A	2+	2+ (a)	(c)	word (eam) \leftarrow (A)	-	_	-	_	_	*	*	_	_	_
MOVW io, A	2	2	(c)	word (io) \leftarrow (A)	-	_	-	_	_	*	*	_	_	_
MOVW @RWi+disp8, A	2	3	(c)	word ((RWi) +disp8) \leftarrow (A)		_	_		_	*	*	_	_	_
MOVW @RLi+disp8, A	3	6	(c)	word ((RLi) +disp8) \leftarrow (A)	-	-		_	_	*	*	_	_	_
MOVW @SP+disp8, A	3	3	(c)	word ((SP) +disp8) \leftarrow (A)	-	-	_	_	_	*	*	_	-	_
MOVPW addr24, A	5	3	(c)	word (addr24) \leftarrow (A)	_	_	_	_	_	*	*	_		_
MOVPW @A, RWi	2 2	2	(c)	word $((A)) \leftarrow (RWi)$ word $(RWi) \leftarrow (ear)$	_	_	_	_		*	*	_		_
MOVW RWi, ear MOVW RWi, eam	2+	2+ (a)	(c)	word (RWi) ← (ear) word (RWi) ← (eam)		_	_	_	_	*	*	_	_	_
MOVW RWI, earn	2+	3+ (a)	0	word (RWI) ← (earl) word (ear) ← (RWI)		_	_	_	_	*	*	_	_	_
MOVW ear, RWi	2+	3+ (a)	(c)	word (ear) \leftarrow (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, #imm16	3	2 2	0	word (Cam) ← (RWI) word (RWI) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW io, #imm16	4	3	(c)	word (io) \leftarrow imm16	_	_	_	_	_	_	_	_	_	_
MOVW ear, #imm16	4	2	0	word (lear) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW eam, #imm16	4+	2+ (a)	(c)	word (eam) ← imm16	_	_	_	_	_	_	_	_	_	-
MOVW @AL, AH	2	2	(c)	word $((A)) \leftarrow (AH)$	_	_	-	_	_	*	*	_	_	_
XCHW A, ear	2	3	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW A, eam	2+			word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, ear	2	4	0	word (RWi) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, eam	2+	-	_	word (RWi) \leftrightarrow (eam)	-	-	_	_	-	_	_	_	_	-

Note: For an explanation of "(a)" and "(c)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mnemonic	#	cycles	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
ADD A, #imm8 ADD A, dir ADD A, ear ADD A, eam ADD ear, A ADD eam, A ADDC A ADDC A, ear ADDC A, ear ADDC A, eam ADDC A, eam	2 2 2+ 2 2+ 1 2 2+ 1	2 3 2 3+ (a) 2 3+ (a) 2 2 3+ (a) 3	0 (b) 0 (b) 0 2×(b) 0 0 (b) 0	byte (A) \leftarrow (A) +imm8 byte (A) \leftarrow (A) +(dir) byte (A) \leftarrow (A) +(ear) byte (A) \leftarrow (A) +(eam) byte (ear) \leftarrow (ear) + (A) byte (eam) \leftarrow (eam) + (A) byte (A) \leftarrow (AH) + (AL) + (C) byte (A) \leftarrow (A) + (ear) + (C) byte (A) \leftarrow (AH) + (AL) +(C) (Decimal)	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z					* * * * * * *	* * * * * * * *	* * * * * * * * *	* * * * * * * * *	* *
SUB A, #imm8 SUB A, dir SUB A, ear SUB A, eam SUB ear, A SUB eam, A SUBC A SUBC A, ear SUBC A, ear SUBC A, eam SUBC A	2 2 2 2+ 2 2+ 1 2 2+ 1	2 3 2 3+ (a) 2 3+ (a) 2 2 3+ (a) 3	0 (b) 0 (b) 0 2×(b) 0 0 (b) 0	byte (A) \leftarrow (A) -imm8 byte (A) \leftarrow (A) - (dir) byte (A) \leftarrow (A) - (ear) byte (A) \leftarrow (A) - (eam) byte (ear) \leftarrow (ear) - (A) byte (eam) \leftarrow (eam) - (A) byte (A) \leftarrow (AH) - (AL) - (C) byte (A) \leftarrow (A) - (ear) - (C) byte (A) \leftarrow (A) - (eam) - (C) byte (A) \leftarrow (AH) - (AL) - (C) (Decimal)	Z Z Z Z – Z Z Z Z Z					* * * * * * * * * * * * * * * * * * *	* * * * * * * * *	* * * * * * * * *	* * * * * * * * *	- - - * * - -
ADDW A ADDW A, ear ADDW A, eam ADDW A, #imm16 ADDW ear, A ADDW eam, A ADDCW A, ear ADDCW A, eam	1 2 2+ 3 2 2+ 2 2+	2 2 3+ (a) 2 2 3+ (a) 2 3+ (a)	0 0 (c) 0 0 2×(c) 0 (c)	word (A) \leftarrow (AH) + (AL) word (A) \leftarrow (A) +(ear) word (A) \leftarrow (A) +(eam) word (A) \leftarrow (A) +imm16 word (ear) \leftarrow (ear) + (A) word (eam) \leftarrow (eam) + (A) word (A) \leftarrow (A) + (ear) + (C) word (A) \leftarrow (A) + (eam) + (C)						* * * * * * *	* * * * * * *	* * * * * * * *	* * * * * * * *	- - - * *
SUBW A SUBW A, ear SUBW A, eam SUBW A, #imm16 SUBW ear, A SUBW eam, A SUBCW A, ear SUBCW A, eam	1 2 2+ 3 2 2+ 2 2+	2 2 3+ (a) 2 2 3+ (a) 2 3+ (a)	(c)	word (A) \leftarrow (AH) $-$ (AL) word (A) \leftarrow (A) $-$ (ear) word (A) \leftarrow (A) $-$ (eam) word (A) \leftarrow (A) $-$ imm16 word (ear) \leftarrow (ear) $-$ (A) word (eam) \leftarrow (eam) $-$ (A) word (A) \leftarrow (A) $-$ (ear) $-$ (C) word (A) \leftarrow (A) $-$ (eam) $-$ (C)		- - - - -			- - - - -	* * * * * * *	* * * * * * *	* * * * * * *	* * * * * * * *	- - - * *
ADDL A, ear ADDL A, eam ADDL A, #imm32 SUBL A, ear SUBL A, eam SUBL A, #imm32	2 2+ 5 2 2+ 5	5 6+ (a) 4 5 6+ (a) 4	0 (d) 0 0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A)} + \text{(ear)} \\ \text{long (A)} \leftarrow \text{(A)} + \text{(eam)} \\ \text{long (A)} \leftarrow \text{(A)} + \text{imm32} \\ \\ \text{long (A)} \leftarrow \text{(A)} - \text{(ear)} \\ \text{long (A)} \leftarrow \text{(A)} - \text{(eam)} \\ \text{long (A)} \leftarrow \text{(A)} - \text{imm32} \\ \end{array}$			- - - - -		_ _ _ _ _	* * * * * *	* * * * * *	* * * * * *	* * * * * *	- - - -

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 12 Unsigned Multiplication and Division Instructions (Word/Long Word) [11 Instructions]

Mnemonic	#	cycles	В	Operation	LH	АН	I	S	T	N	Ζ	٧	С	RMW
DIVU A	1	*1	0	word (AH) /byte (AL)	_	_	-	-	_	_	_	*	*	_
DIVU A, ear	2	*2	0	Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH) word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	_	_	ı	-	ı	_	_	*	*	_
DIVU A, eam	2+	*3	*6	word (A)/byte (eam)	_	_	_	_	_	_	_	*	*	_
DIVUW A, ear	2	*4	0	Quotient → byte (A) Remainder → byte (eam) long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	_	_	ı	-	-	_	_	*	*	_
DIVUW A, eam	2+	*5	*7		_	_	1	-	-	_	_	*	*	_
MULU A	1	*8	0	byte (AH) \times byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU A, ear	2	*9	0	byte $(A) \times byte (ear) \rightarrow word (A)$	_	_	_	_	_	_	_	_	_	_
MULU A, eam	2+	*10	(b)	byte (A) \times byte (eam) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULUW A	1	*11	0	word (AH) \times word (AL) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW A, ear	2	*12	0	word (A) \times word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW A, eam	2+	*13	(c)	word (A) \times word (eam) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_

For an explanation of "(b)" and "(c), refer to Table 5, "Correction Values for Number of Cycle Used to Calculate Number of Actual Cycles."

^{*1: 3} when dividing into zero, 6 when an overflow occurs, and 14 normally.

^{*2: 3} when dividing into zero, 5 when an overflow occurs, and 13 normally.

^{*3: 5 + (}a) when dividing into zero, 7 + (a) when an overflow occurs, and 17 + (a) normally.

^{*4: 3} when dividing into zero, 5 when an overflow occurs, and 21 normally.

^{*5: 4 + (}a) when dividing into zero, 7 + (a) when an overflow occurs, and 25 + (a) normally.

^{*6: (}b) when dividing into zero or when an overflow occurs, and $2 \times (b)$ normally.

^{*7: (}c) when dividing into zero or when an overflow occurs, and $2 \times$ (c) normally.

^{*8: 3} when byte (AH) is zero, and 7 when byte (AH) is not 0.

^{*9: 3} when byte (ear) is zero, and 7 when byte (ear) is not 0.

^{*10:} 4 + (a) when byte (eam) is zero, and 8 + (a) when byte (eam) is not 0.

^{*11: 3} when word (AH) is zero, and 11 when word (AH) is not 0.

^{*12: 3} when word (ear) is zero, and 11 when word (ear) is not 0.

^{*13: 4 + (}a) when word (eam) is zero, and 12 + (a) when word (eam) is not 0.

Table 14 Logical 1 Instructions (Byte, Word) [39 Instructions]

Mn	emonic	#	cycles	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)	_ _ _ _	_ _ _ _	_ _ _ _		 - - -	* * * *	* * * * *	R R R R	_ _ _ _	 * *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)	 - - - -	_ _ _ _	_ _ _ _			* * * *	* * * * *	R R R R	_ _ _ _	- - * *
XOR XOR XOR XOR XOR NOT NOT	A, #imm8 A, ear A, eam ear, A eam, A A ear eam	2 2 2+ 2 2+ 1 2 2+	2	0	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A) byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)	- - - - -		- - - - - -			* * * * * * * *	* * * * * * *	RRRRRRR		- - * * *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	- - - -		- - - -	1 1 1 1 1	11111	* * * * * *	* * * * * *	R R R R R R	- - - -	_ _ _ _ *
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 2 3+ (a) 3 3+ (a)	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	- - - -		- - - - -		11111	* * * * * *	* * * * * *	R R R R R	_ _ _ _	_ _ _ * *
XORW XORW XORW	A, #imm16 A, ear A, eam ear, A eam, A A	1 3 2 2+ 2 2+ 1 2 2+	2	0 0 (c) 0 2×(c) 0 0 2×(c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A) word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)						* * * * * * * * *	* * * * * * * *	RRRRRRRR		

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

 Table 23
 Bit Manipulation Instructions [21 Instructions]

Mr	nemonic	#	cycles	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
MOVB MOVB MOVB	A, dir:bp A, addr16:bp A, io:bp	3 4 3	3 3 3	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *	_ _ _	- -	- - -	* *	* *	_ _ _	_ 	_ _ _
MOVB MOVB MOVB	dir:bp, A addr16:bp, A io:bp, A	3 4 3	4 4 4	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)	- - -	1 1 1	- - -		- - -	* *	* *	_ _ _		* * *
SETB SETB SETB	dir:bp addr16:bp io:bp	3 4 3	4 4 4	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	- - -	1 1 1	- - -		_ _ _	_ _ _		_ _ _		* * *
CLRB CLRB CLRB	dir:bp addr16:bp io:bp	3 4 3	4 4 4	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 0 bit (addr16:bp) b \leftarrow 0 bit (io:bp) b \leftarrow 0	- - -	1 1 1	- - -		- - -	- - -		_ _ _		* * *
BBC BBC BBC	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b) (b)	Branch when (dir:bp) b = 0 Branch when (addr16:bp) b = 0 Branch when (io:bp) b = 0	- - -	1 1 1	_ _ _	 	_ _ _	_ _ _	* *	_ _ _		- - -
BBS BBS BBS	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	- - -	1 1 1	_ _ _		_ _ _	_ _ _	* *	_ _ _		- - -
SBBS	addr16:bp, rel	5	*2	2× (b)	Branch when $(addr16:bp)b=1$, $bit=1$	_	-	_	-	_	_	*	_	_	*
WBTS	io:bp	3	*3	*4	Wait until (io:bp) b = 1	_	_	-	_	_	_	_	_	_	_
WBTC	io:bp	3	*3	*4	Wait until (io:bp) b = 0	_	-	-	-	_	_	_	_	-	_

For an explanation of "(b)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 5} when branching, 4 when not branching

^{*2: 7} when condition is satisfied, 6 when not satisfied

^{*3:} Undefined count

^{*4:} Until condition is satisfied

Table 24 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	cycles	В	Operation	LH	АН	I	S	T	Z	Z	٧	С	RMW
SWAP	1	3	0	byte (A) 0 to 7 \leftarrow \rightarrow (A) 8 to 15	_	_	_	_	_	_	_	_	_	_
SWAPW	1	2	0	word $(AH) \leftarrow \rightarrow (AL)$	_	*	_	_	_	_	_	_	_	_
EXT	1	1	0	Byte code extension	Χ	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	Word code extension	_	Χ	_	_	_	*	*	_	_	_
ZEXT	1	1	0	Byte zero extension	Ζ	_	_	_	_	R	*	_	_	_
ZEXTW	1	2	0	Word zero extension	_	Ζ	_	_	_	R	*	_	_	_

Table 25 String Instructions [10 Instructions]

Mnemonic	#	cycles	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
MOVS/MOVSI	2	*2	*3	Byte transfer @AH+ ← @AL+, counter = RW0	_	_	_	_	_	_	_	_	_	_
MOVSD	2	*2	*3	Byte transfer $@AH-\leftarrow @AL-$, counter = RW0	_	-	-	-	-	_	-	_	_	_
SCEQ/SCEQI	2	*1	*4	Byte retrieval @AH+ - AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*4	Byte retrieval @AHAL, counter = RW0	_	-	-	-	-	*	*	*	*	_
FILS/FILSI	2	5m +3	*5	Byte filling @AH+ ← AL, counter = RW0	_	-	_	ı	_	*	*	_	-	_
MOVSW/MOVSWI	2	*2	*6	Word transfer $@AH+ \leftarrow @AL+$, counter = RW0	_	_	_	_	_	_	_	_	_	_
MOVSWD	2	*2	*6	Word transfer $@AH-\leftarrow @AL-$, counter = RW0	_	-	-	-	-	_	-	_	_	-
SCWEQ/SCWEQI	2	*1	*7	Word retrieval @AH+ - AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*7	Word retrieval @AHAL, counter = RW0	_	-	-	_	-	*	*	*	*	_
FILSW/FILSWI	2	5m +3	*8	Word filling $@AH+ \leftarrow AL$, counter = RW0	_	_	_	-	-	*	*	_	_	_

m: RW0 value (counter value)

^{*1: 3} when RW0 is 0, 2 + $6 \times$ (RW0) for count out, and 6n + 4 when match occurs

^{*2: 4} when RW0 is 0, 2 + $6 \times$ (RW0) in any other case

^{*3: (}b) \times (RW0)

^{*4: (}b) \times n

^{*5: (}b) \times (RW0)

^{*6: (}c) \times (RW0)

^{*7: (}c) \times n

^{*8: (}c) × (RW0)