



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 16x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-MLP (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f330-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# C8051F330/1/2/3/4/5

## 1.7. 10-Bit Analog to Digital Converter

The C8051F330/2/4 devices include an on-chip 10-bit SAR ADC with a 16-channel differential input multiplexer. With a maximum throughput of 200 ksps, the ADC offers true 10-bit linearity with an INL and DNL of  $\pm$ 1 LSB. The ADC system includes a configurable analog multiplexer that selects both positive and negative ADC inputs. Ports0-1 are available as an ADC inputs; additionally, the on-chip Temperature Sensor output and the power supply voltage (V<sub>DD</sub>) are available as ADC inputs. User firmware may shut down the ADC to save power.

Conversions can be started in six ways: a software command, an overflow of Timer 0, 1, 2, or 3, or an external convert start signal. This flexibility allows the start of conversion to be triggered by software events, a periodic signal (timer overflows), or external HW signals. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 10-bit data word is latched into the ADC data SFRs upon completion of a conversion.

Window compare registers for the ADC data can be configured to interrupt the controller when ADC data is either within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within/outside the specified range.



Figure 1.14. 10-Bit ADC Block Diagram



# 5. 10-Bit ADC (ADC0, C8051F330/2/4 only)

The ADC0 subsystem for the C8051F330/2/4 consists of two analog multiplexers (referred to collectively as AMUX0) with 16 total input selections, and a 200 ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector. The AMUX0, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. ADC0 operates in both Single-ended and Differential modes, and may be configured to measure Ports0-1, the Temperature Sensor output, or  $V_{DD}$  with respect to Ports0-1 or GND. The ADC0 subsystem is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.





### 5.1. Analog Multiplexer

AMUX0 selects the positive and negative inputs to the ADC. Any of the following may be selected as the positive input: Ports0-1, the on-chip temperature sensor, or the positive power supply ( $V_{DD}$ ). Any of the following may be selected as the negative input: Ports0-1,  $V_{REF}$ , or GND. When GND is selected as the negative input, ADC0 operates in Single-ended Mode; all other times, ADC0 operates in Differential Mode. The ADC0 input channels are selected in the AMX0P and AMX0N registers as described in SFR Definition 5.1 and SFR Definition 5.2.

The conversion code format differs between Single-ended and Differential modes. The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code from the ADC at the completion of each conversion. Data can be right-justified or left-justified, depending on the setting of the AD0LJST. When in Single-ended Mode, conversion codes are represented as 10-bit unsigned integers. Inputs are



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
AD0EN	AD0TM	AD0INT	AD0BUSY	AD0WINT	AD0CM2	AD0CM1	AD0CM0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
						(bit addr	essable)	0xE8			
Bit7:	AD0EN: AD0	C0 Enable	Bit.								
	0: ADC0 Dis	abled. ADC	CO is in low-	power shute	lown.						
	1: ADC0 Ena	abled. ADC	0 is active a	and ready fo	r data conv	ersions.					
Bit6:	AD0TM: ADC0 Track Mode Bit.										
	0: Normal Track Mode: When ADC0 is enabled, tracking is continuous unless a conversion										
	is in progres	s									
<b>D</b>	1: Low-powe	er Track Mo	de: Trackin	g Defined b	y AD0CM2-	-0 bits (see	below).				
Bit5:	ADUINT: AD	C0 Conver	sion Comple	ete Interrupt	Flag.			l			
	0: ADC0 has		eted a data	conversion	since the la	ast time AD	JINT was c	leared.			
Dit/				iversion.							
DIL4.	Read		DIL.								
	0. ADC0 cor	version is	complete or	a conversio	on is not cu	rrently in pro	oaress AD	0INT is set			
	to logic 1 on	the falling	edae of AD	OBUSY.			59.000.7.D				
	1: ADC0 cor	version is	in progress.								
	Write:		1 0								
	0: No Effect.										
	1: Initiates A	DC0 Conv	ersion if AD	0CM2 - 0 = 0	00b						
Bit3:	ADOWINT: A	DC0 Wind	ow Compar	e Interrupt F	lag.						
	0: ADC0 Wir	ndow Comp	parison Data	a match has	not occurre	ed since this	s flag was l	ast cleared.			
	1: ADC0 Wir	ndow Comp	parison Data	a match has	occurred.						
Bits2-0:	ADUCM2-0:	ADC0 Stai	rt of Conver	sion Mode S	Select.						
		IVI = 0	initiated on	ovor vyrito	of (1) to AD						
		conversion	initiated on	overflow of	UI I IU AD Timor ()	00031.					
	010: ADC0 0	conversion	initiated on	overflow of	Timer 2						
	011: ADC0 c	conversion	initiated on	overflow of	Timer 1.						
	100: ADC0 o	conversion	initiated on	rising edge	of external	CNVSTR.					
	101: ADC0 o	conversion	initiated on	overflow of	Timer 3.						
	11x: Reserve	ed.									
	When AD0T	M = 1:									
	000: Trackin	g initiated o	on write of "	1' to AD0BU	SY and las	ts 3 SAR cl	ocks, follov	ved by con-			
	version.			( <del></del>							
	001: Trackin	g initiated o	on overflow	of Timer 0 a	ind lasts 3 s	SAR CIOCKS,	, followed b	y conver-			
	SION. 010: Trockin	a initiated (	on overflow	of Timor 2 c	nd lasta 2 (		followed b	v oopvor			
	sion	y milated (	UVEIIIOW		110 10315 3 3			y conver-			
	011: Trackin	a initiated o	on overflow	of Timer 1 a	nd lasts 3.9	SAR clocks	followed b	v conver-			
	sion.	ginnatou t						y convor			
	100: ADC0 t	racks only	when CNVS	STR input is	logic low: c	onversion s	starts on ris	ing			
	CNVSTR ed	ge.			<b>C</b> ,			-			
	101: Trackin	g initiated o	on overflow	of Timer 3 a	ind lasts 3 S	SAR clocks	followed b	y conver-			
	sion.										
	11x: Reserve	ed.									

## SFR Definition 5.6. ADC0CN: ADC0 Control



#### 5.4.1. Window Detector In Single-Ended Mode

Figure 5.5 shows two example window comparisons for right-justified, single-ended data, with ADC0LTH:ADC0LTL = 0x0080 (128d) and ADC0GTH:ADC0GTL = 0x0040 (64d). In single-ended mode, the input voltage can range from '0' to VREF x (1023/1024) with respect to GND, and is represented by a 10-bit unsigned integer value. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0x0040 < ADC0H:ADC0L < 0x0080). In the right example, and AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0x0040 or ADC0H:ADC0L > 0x0080). Figure 5.6 shows an example using left-justified data with the same comparison values.



Figure 5.5. ADC Window Compare Example: Right-Justified Single-Ended Data



#### Figure 5.6. ADC Window Compare Example: Left-Justified Single-Ended Data





#### 9.2.2. Data Memory

The CIP-51 includes 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory organization of the CIP-51.

#### 9.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in SFR Definition 9.4). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

#### 9.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51<sup>™</sup> assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

#### MOV C, 22.3h

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

#### 9.2.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.



## Table 9.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved

Register	Address	Description	Page
SP	0x81	Stack Pointer	83
SPI0CFG	0xA1	SPI Configuration	170
SPI0CKR	0xA2	SPI Clock Rate Control	172
SPI0CN	0xF8	SPI Control	171
SPI0DAT	0xA3	SPI Data	172
TCON	0x88	Timer/Counter Control	181
TH0	0x8C	Timer/Counter 0 High	184
TH1	0x8D	Timer/Counter 1 High	184
TL0	0x8A	Timer/Counter 0 Low	184
TL1	0x8B	Timer/Counter 1 Low	184
TMOD	0x89	Timer/Counter Mode	182
TMR2CN	0xC8	Timer/Counter 2 Control	187
TMR2H	0xCD	Timer/Counter 2 High	188
TMR2L	0xCC	Timer/Counter 2 Low	188
TMR2RLH	0xCB	Timer/Counter 2 Reload High	188
TMR2RLL	0xCA	Timer/Counter 2 Reload Low	188
TMR3CN	0x91	Timer/Counter 3Control	191
TMR3H	0x95	Timer/Counter 3 High	192
TMR3L	0x94	Timer/Counter 3Low	192
TMR3RLH	0x93	Timer/Counter 3 Reload High	192
TMR3RLL	0x92	Timer/Counter 3 Reload Low	192
VDM0CN	0xFF	V <sub>DD</sub> Monitor Control	99
XBR0	0xE1	Port I/O Crossbar Control 0	128
XBR1	0xE2	Port I/O Crossbar Control 1	129



## SFR Definition 10.2. RSTSRC: Reset Source

R	R	R/W	R/W	R	R/W	R/W	R	Reset Value				
-	FERROR	CORSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	Variable				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	<u> </u>				
							SFR Address	0xEF				
Note:	Do not use read-modify-write operations (ORL, ANL) on this register.											
Bit7:	UNUSED. Read = 0. Write = don't care.											
Bit6:	FERROR: FI	lash Error li	ndicator.									
	0: Source of	last reset v	vas not a F	lash read/w	rite/erase er	ror.						
	1: Source of	last reset w	vas a Flash	Flash read/	write/erase	error.						
Bit5:	CORSEF: Co	omparator0	Reset Ena	ble and Flag	). star0 <b>Mrite</b>	Compose	ta =0 :a mat a	****				
	0: Read: 50	urce of last	reset was l	not Compar	atoru. <b>Write</b>	: Compara	toru is not a	reset				
	1. Read: Sol	urce of last	reset was (	Comparator	0 Write: Co	omparator0	is a reset s	ource				
	(active-low).			••••••								
Bit4:	SWRSF: Sol	ftware Rese	et Force an	d Flag.								
	0: Read: So	urce of last	reset was	not a write t	o the SWRS	SF bit. Write	e: No Effect					
D'IO	1: Read: So	urce of last	was a write	e to the SWI	RSF bit. <b>Wr</b> i	ite: Forces	a system re	eset.				
Bit3:	WDIRSF: W	latchdog II	mer Reset	Flag. /DT timeout								
	1: Source of	last reset w	vas not a w vas a WDT	timeout								
Bit2:	MCDRSF: M	lissing Cloc	k Detector	Flag.								
	0: Read: So	urce of last	reset was i	not a Missin	g Clock Det	ector timec	out. Write: N	lissing				
	Clock Detect	tor disabled	l.		-			-				
	1: <b>Read:</b> So	urce of last	reset was	a Missing C	lock Detecto	or timeout.	Write: Missi	ng Clock				
D:44 .	Detector ena	abled; trigge	ers a reset i	f a missing	clock condit	tion is deteo	cted.					
BITT:	PURSF: POV	ver-On Res t anytime a	et Force al	nd Flag. reset occurs	Writing thi	is hit onable	oc/disables (	ho V				
	monitor as a	reset sourc	power-on ce <b>Note: w</b>	ritina '1' to	this bit be	fore the V <sub>n</sub>	monitor i	ine v <sub>DD</sub>				
	and stabilize	ed may cal	use a syste	em reset. S	ee register	VDM0CN (	SFR Definiti	on 10.1)				
	0: Read: Las	st reset was	not a pow	er-on or V <sub>DI</sub>	monitor re	set. Write:	V <sub>DD</sub> monito	or is not a				
	reset source		-		-							
	1: Read: Las	st reset was	a power-o	n or V <sub>DD</sub> m	onitor reset;	all other re	eset flags					
D:40.	indeterminat	e. Write: V	DD monitor	is a reset so	ource.							
BIIU:	0: Source of	V PIN Keset	riag.	Tnin								
	1: Source of	last reset w	vas <u>not R</u> S vas RST nii	ι μπ. n								
	1. 000100 01											



# 11. Flash Memory

On-chip, re-programmable Flash memory is included for program code and non-volatile data storage. The Flash memory can be programmed in-system, a single byte at a time, through the C2 interface or by software using the MOVX instruction. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. Flash bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. Code execution is stalled during a Flash write/erase operation. Refer to Table 11.1 for complete Flash memory electrical characteristics.

#### 11.1. Programming The Flash Memory

The simplest means of programming the Flash memory is through the C2 interface using programming tools provided by Silicon Labs or a third party vendor. This is the only means for programming a non-initialized device. For details on the C2 commands to program Flash memory, see **Section "20. C2 Interface" on page 209**.

To ensure the integrity of Flash contents, it is strongly recommended that the on-chip  $V_{DD}$  Monitor be enabled in any system that includes code that writes and/or erases Flash memory from software. See Section 11.4 for more details.

#### 11.1.1. Flash Lock and Key Functions

Flash writes and erases by user software are protected with a lock and key function. The Flash Lock and Key Register (FLKEY) must be written with the correct key codes, in sequence, before Flash operations may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be written in order. If the key codes are written out of order, or the wrong codes are written, Flash writes and erases will be disabled until the next system reset. Flash writes and erases will also be disabled if a Flash write or erase is attempted before the key codes have been written properly. The Flash lock resets after each write or erase; the key codes must be written again before a following Flash operation can be performed. The FLKEY register is detailed in SFR Definition 11.2.

#### 11.1.2. Flash Erase Procedure

The Flash memory can be programmed by software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, Flash write operations must be enabled by: (1) setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 (this directs the MOVX writes to target Flash memory); and (2) Writing the Flash key codes in sequence to the Flash Lock register (FLKEY). The PSWE bit remains set until cleared by software.

A write to Flash memory can clear bits to logic 0 but cannot set them; only an erase operation can set bits to logic 1 in Flash. A byte location to be programmed should be erased before a new value is written. The Flash memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). To erase an entire 512-byte page, perform the following steps:

- Step 1. Disable interrupts (recommended).
- Step 2. Set thePSEE bit (register PSCTL).
- Step 3. Set the PSWE bit (register PSCTL).
- Step 4. Write the first key code to FLKEY: 0xA5.
- Step 5. Write the second key code to FLKEY: 0xF1.
- Step 6. Using the MOVX instruction, write a data byte to any location within the 512-byte page to be erased.
- Step 7. Clear the PSWE and PSEE bits.



#### 11.4. Flash Write and Erase Guidelines

Any system which contains routines which write or erase Flash memory from software involves some risk that the write or erase routines will execute unintentionally if the CPU is operating outside its specified operating range of  $V_{DD}$ , system clock frequency, or temperature. This accidental execution of Flash modi-fying code can result in alteration of Flash memory contents causing a system failure that is only recoverable by re-Flashing the code in the device.

The following guidelines are recommended for any system which contains routines which write or erase Flash from code.

#### 11.4.1. V<sub>DD</sub> Maintenance and the V<sub>DD</sub> monitor

- 1. If the system power supply is subject to voltage or current "spikes," add sufficient transient protection devices to the power supply to ensure that the supply voltages listed in the Absolute Maximum Ratings table are not exceeded.
- 2. Make certain that the minimum  $V_{DD}$  rise time specification of 1 ms is met. If the system cannot meet this rise time specification, then add an external  $V_{DD}$  brownout circuit to the  $\overline{RST}$  pin of the device that holds the device in reset until  $V_{DD}$  reaches 2.7 V and re-asserts  $\overline{RST}$  if  $V_{DD}$  drops below 2.7 V.
- 3. Enable the on-chip V<sub>DD</sub> monitor and enable the V<sub>DD</sub> monitor as a reset source as early in code as possible. This should be the first set of instructions executed after the Reset Vector. For 'C'-based systems, this will involve modifying the startup code added by the 'C' compiler. See your compiler documentation for more details. Make certain that there are no delays in software between enabling the V<sub>DD</sub> monitor and enabling the V<sub>DD</sub> monitor as a reset source. Code examples showing this can be found in "AN201: Writing to Flash from Firmware", available from the Silicon Laboratories web site.
- 4. As an added precaution, explicitly enable the V<sub>DD</sub> monitor and enable the V<sub>DD</sub> monitor as a reset source inside the functions that write and erase Flash memory. The V<sub>DD</sub> monitor enable instructions should be placed just after the instruction to set PSWE to a '1', but before the Flash write or erase operation instruction.
- Make certain that all writes to the RSTSRC (Reset Sources) register use direct assignment operators and explicitly DO NOT use the bit-wise operators (such as AND or OR). For example, "RSTSRC = 0x02" is correct. "RSTSRC |= 0x02" is incorrect.
- 6. Make certain that all writes to the RSTSRC register explicitly set the PORSF bit to a '1'. Areas to check are initialization code which enables other reset sources, such as the Missing Clock Detector or Comparator, for example, and instructions which force a Software Reset. A global search on "RSTSRC" can quickly verify this.

#### 11.4.2. PSWE Maintenance

- 7. Reduce the number of places in code where the PSWE bit (b0 in PSCTL) is set to a '1'. There should be exactly one routine in code that sets PSWE to a '1' to write Flash bytes and one routine in code that sets PSWE and PSEE both to a '1' to erase Flash pages.
- 8. Minimize the number of variable accesses while PSWE is set to a '1'. Handle pointer address updates and loop variable maintenance outside the "PSWE = 1; ... PSWE = 0;" area. Code examples showing this can be found in *AN201*, "Writing to Flash from Firmware", available from the Silicon Laboratories web site.
- 9. Disable interrupts prior to setting PSWE to a '1' and leave them disabled until after PSWE has been reset to '0'. Any interrupts posted during the Flash write or erase operation will be ser-





R	R/W	Reset Value						
-								Variable
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xB3
<ul> <li>Bit7: UNUSED. Read = 0. Write = don't care.</li> <li>Bits 6–0: OSCICL: Internal Oscillator Calibration Register. This register determines the internal oscillator period. When set to 0000000b, the H-F oscillator operates at its fastest setting. When set to 111111b, the H-F oscillator operates at its slowest setting. On C8051F330/1/2/3/4/5 devices, the reset value is factory calibrated to generate an internal oscillator frequency of 24.5 MHz.</li> </ul>								he H-F oscil- erates at its ibrated to

## SFR Definition 13.2. OSCICN: Internal H-F Oscillator Control

R/W	R	R	R	R	R	R/W	R/W	Reset Value	
IOSCEN	IFRDY	-	-	-	-	IFCN1	IFCN0	11000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0xB2	
Bit7: Bit6:	<ul> <li>17: IOSCEN: Internal H-F Oscillator Enable Bit.</li> <li>0: Internal H-F Oscillator Disabled.</li> <li>1: Internal H-F Oscillator Enabled.</li> <li>16: IFRDY: Internal H-F Oscillator Frequency Ready Flag.</li> <li>0: Internal H-F Oscillator and represented frequency.</li> </ul>								
Bits5–2: Bits1–0:	<ol> <li>Internal H-F Oscillator is running at programmed frequency.</li> <li>UNUSED. Read = 0000b, Write = don't care.</li> <li>IFCN1-0: Internal H-F Oscillator Frequency Control Bits.</li> <li>SYSCLK derived from Internal H-F Oscillator divided by 8.</li> <li>SYSCLK derived from Internal H-F Oscillator divided by 4.</li> <li>SYSCLK derived from Internal H-F Oscillator divided by 2.</li> <li>SYSCLK derived from Internal H-F Oscillator divided by 1.</li> </ol>								



### 15.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I2C-Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I2C-Bus Specification—Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification—Version 1.1, SBS Implementers Forum.

#### 15.2. SMBus Configuration

Figure 15.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.



Figure 15.2. Typical SMBus Configuration

#### 15.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 15.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.



SMBus configuration options include:

- Timeout detection (SCL Low Timeout and/or Bus Free Timeout)
- SDA setup and hold time extensions
- Slave event enable/disable
- Clock source selection

These options are selected in the SMB0CF register, as described in Section "15.4.1. SMBus Configuration Register" on page 140.



# 17. Enhanced Serial Peripheral Interface (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.







### 17.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 17.5. For slave mode, the clock and data relationships are shown in Figure 17.6 and Figure 17.7. Note that CKPHA must be set to '0' on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F06x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 17.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock frequency.



Figure 17.5. Master Mode Data/Clock Timing



168

#### 18.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is active as defined by bit IN0PL in register IT01CF (see Section "9.3.2. External Interrupts" on page 87 for details on the external input signals /INT0 and /INT1).



Figure 18.2. T0 Mode 2 Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0x89				
Bit7:	GATE1: T	imer 1 Gate	Control.									
	0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level.											
	1: Timer 1 enabled only when TR1 = 1 AND /INT1 is active as defined by bit IN1PL in regis-											
	ter IT01CF (see SFR Definition 9.11).											
Bit6:	C/T1: Cou	inter/Timer 1	Select.									
	0: Timer F	unction: I in	ner 1 increme	ented by clo	ck defined l	by 11M bit (	CKCON.3	b). Lienent min				
	1: Counte	r Function:	imer 1 incre	mented by r	nigh-to-low	transitions of	on externa	i input pin				
Rite5_1	(11). T1M1_T1	MO: Timor 1	Mode Selec	۰.								
DII33-4.	These hits	s select the <sup>-</sup>	Timer 1 oper	ation mode								
	T1M1	T1M0		Mod	е		]					
	0	0	Мос	de 0: 13-bit o	counter/time	er						
	0	1	Mode 1: 16-bit counter/timer									
	1	0	Mode 2: 8-k	oit counter/ti	mer with au	uto-reload						
	1	1	М	ode 3: Time	r 1 inactive							
	_		_									
Bit3:	GATE0: T	imer 0 Gate	Control.									
	0: Timer 0	enabled wr	ien IRU = 1	irrespective		gic level.	-1 L L !4 INI					
	tor IT01C	F (and SER	ly when TRU	= 1 AND /11	NTO IS ACTIV	e as denne	d by bit in	UPL in regis-				
Bit2.		nter/Timer	Select	1).								
DILZ.	0. Timer F	unction: Tim	per 0 increme	ented by clo	ck defined l	by TOM bit (	CKCON 2	')				
	1: Counter	r Function: 7	Timer 0 incre	mented by h	niah-to-low	transitions of	on externa	l input pin				
	(T0).											
Bits1-0:	TOM1-TO	M0: Timer 0	Mode Selec	t.								
	These bits	s select the <sup>-</sup>	Timer 0 opera	ation mode.								
		· · · · · · · · · · · · · · · · · · ·										
	T0M1	T0M0		Mod	9							
	0	0	Mode 0: 13-bit counter/timer									
	0	1	Mod	e 1: 16-bit c	ounter/time	er						
	1	0	Mode 2: 8-b	it counter/tir	ner with au	to-reload						
	1	1	Mode 3	3: Two 8-bit	counter/tim	ers						

# SFR Definition 18.2. TMOD: Timer Mode



## SFR Definition 19.3. PCA0CPMn: PCA Capture/Compare Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PWM16	Sn ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
SFR Address: PCA0CPM0: 0xDA, PCA0CPM1: 0xDB, PCA0CPM2: 0xDC												
Bit7:	PWM16n: 16	-bit Pulse V	Vidth Modul	ation Enabl	е.							
	This bit selec	ts 16-bit mo	ode when P	ulse Width	Modulation	mode is en	abled (PW	Mn = 1).				
	0: 8-bit PWM	selected.										
D'10	1: 16-bit PWI	VI selected.		л.								
BIt6:	ECOMIN: Con	nparator Fu	Inction Enai	DIE.		م ماریام م						
	I his bit enab	ies/disables	s the compa	irator function	on for PCA	module n.						
	0: Disabled.											
Rit5.	CAPPn: Can	turo Positiv	o Eurotion I	Enable								
DIU.	This hit enab	lae/disables	the positiv	a adaa cant		A module n						
	0. Disabled		s the positiv	e euge cap								
	1. Enabled											
Bit4:	CAPNn: Cap	ture Negati	ve Function	Enable.								
2	This bit enab	les/disables	s the negativ	ve edge car	oture for PC	A module r	۱.					
	0: Disabled.		<b>.</b>	5 - 5 1								
	1: Enabled.											
Bit3:	MATn: Match	Function E	nable.									
	This bit enab	les/disables	s the match	function for	PCA modu	le n. When	enabled, r	matches of				
	the PCA cour	nter with a r	nodule's ca	pture/comp	are register	cause the	CCFn bit ir	n PCA0MD				
	register to be	set to logic	: 1.									
	0: Disabled.											
	1: Enabled.											
Bit2:	TOGn: Toggl	e Function	Enable.									
	This bit enab	les/disables	s the toggle	function for	PCA modu	ile n. When	enabled, r	natches of				
	the PCA coul	nter with a i	nodule's ca	pture/comp	are register	cause the	logic level	on the				
	CEXn pin to t	oggle. If the	e Pvvivin dit	is also set t	io logic 1, tr	ne module c	perates in	Frequency				
		•										
	1. Enabled											
Bit1 ·	PWMn <sup>•</sup> Pulse	⊳ Width Mo	dulation Mo	de Enable								
Ditt.	This bit enab	les/disables	the PWM f	unction for l	PCA modul	en Whene	enabled a	oulse width				
	modulated si	anal is outp	ut on the Cl	EXn pin. 8-b	bit PWM is u	used if PWN	116n is clea	ared: 16-bit				
	mode is used	l if PWM16	n is set to lo	aic 1. If the	TOGn bit is	also set. th	ne module	operates in				
	Frequency O	utput Mode		3								
	0: Disabled.	•										
	1: Enabled.											
Bit0:	ECCFn: Cap	ture/Compa	are Flag Inte	errupt Enabl	e.							
	This bit sets t	the masking	g of the Cap	oture/Compa	are Flag (CO	CFn) interru	ipt.					
	0: Disable CO	CFn interrup	ots.									
	1: Enable a C	Capture/Cor	npare Flag	interrupt red	quest when	CCFn is se	et.					



### 20.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (RST) and C2D (P2.0) pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 20.1.



Figure 20.1. Typical C2 Pin Sharing

The configuration in Figure 20.1 assumes the following:

- 1. The <u>user input</u> (b) cannot change state while the target device is halted.
- 2. The  $\overline{RST}$  pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.



# C8051F330/1/2/3/4/5

# NOTES:

