



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	17
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f335-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1. System Overview

C8051F330/1/2/3/4/5 devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 1.1 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 10-bit 200 ksps 16-channel single-ended/differential ADC with analog multiplexer
- 10-bit Current Output DAC
- Precision programmable 25 MHz internal oscillator
- Up to 8 kB of on-chip Flash memory—512 bytes are reserved
- 768 bytes of on-chip RAM
- SMBus/I2C, Enhanced UART, and Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with three capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, V<sub>DD</sub> Monitor, and Temperature Sensor
- On-chip Voltage Comparator
- 17 Port I/O (5 V tolerant)

With on-chip Power-On Reset,  $V_{DD}$  monitor, Watchdog Timer, and clock oscillator, the C8051F330/1/2/3/4/5 devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 2.7 to 3.6 V operation over the industrial temperature range (-40 to +85 °C). The Port I/O and RST pins are tolerant of input signals up to 5 V. The C8051F330/1/2/3/4/5 are available in 20-pin QFN packages (also referred to as MLP or MLF packages). Lead-free (RoHS compliant) packages are also available. See Table 1.1 for ordering part numbers. Block diagrams are included in Figure 1.1, Figure 1.2, Figure 1.3, Figure 1.4, Figure 1.5, and Figure 1.6.



# C8051F330/1/2/3/4/5







Figure 1.2. C8051F331 Block Diagram



## 1.1. CIP-51<sup>™</sup> Microcontroller Core

### 1.1.1. Fully 8051 Compatible

The C8051F330/1/2/3/4/5 family utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51<sup>™</sup> instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052, including four 16-bit counter/timers, a full-duplex UART with extended baud rate configuration, an enhanced SPI port, 768 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and 17 I/O pins.

## 1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. Figure 1.7 shows a comparison of peak throughputs for various 8-bit microcontroller cores with their maximum system clocks.





## 2. Absolute Maximum Ratings

Parameter	Conditions	Min	Тур	Max	Units
Ambient temperature under bias		-55	—	125	°C
Storage Temperature		-65	—	150	°C
Voltage on any Port I/O Pin or RST with respect to GND		-0.3	_	5.8	V
Voltage on $V_{DD}$ with respect to GND		-0.3	_	4.2	V
Maximum Total current through V <sub>DD</sub> or GND		_		500	mA
Maximum output current sunk by $\overline{RST}$ or any Port pin		—	—	100	mA
Note: Stresses above those listed under "Absolute	Maximum Ratings" r	nay cause p	bermanent o	damage to t	he device.

## Table 2.1. Absolute Maximum Ratings

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



SFR Definition 5.3.	ADC0CF: ADC0	Configuration
---------------------	--------------	---------------

R/W	R/W	R/W	R/W	R/W	R/W	R	R	Reset Value
AD0SC4	4 AD0SC3	AD0SC2	AD0SC1	AD0SC0	AD0LJST	-	-	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xBC
Bits7–3:	AD0SC4–0: SAR Conver <i>AD0SC</i> refer ments are gi <i>AD0SC</i> =	ADC0 SAR sion clock i rs to the 5-b ven in Table $\underline{SYSCLK}$ $\underline{CLK}_{SAR}$	Conversions derived fr s derived fr it value hel e 5.1. – 1	n Clock Per om system d in bits AD	iod Bits. clock by the 0SC4–0. S	e following e AR Convers	equation, v sion clock	vhere require-
Bit2:	AD0LJST: A 0: Data in Al 1: Data in Al	DC0 Left Ju DC0H:ADC0 DC0H:ADC0	stify Select L registers L registers	are right-ju are left-jus	stified. tified.			
Bits1–0:	UNUSED. R	ead = 00b;	Write = dor	n't care.				

## SFR Definition 5.4. ADC0H: ADC0 Data Word MSB



## SFR Definition 5.5. ADC0L: ADC0 Data Word LSB





## 6. 10-Bit Current Mode DAC (IDA0, C8051F330 only)

The C8051F330 device includes a 10-bit current-mode Digital-to-Analog Converter (IDAC). The maximum current output of the IDAC can be adjusted for three different current settings; 0.5 mA, 1 mA, and 2 mA. The IDAC is enabled or disabled with the IDA0EN bit in the IDA0 Control Register (see SFR Definition 6.1). When IDA0EN is set to '0', the IDAC port pin (P0.1) behaves as a normal GPIO pin. When IDA0EN is set to '1', the digital output drivers and weak pullup for the IDAC pin are automatically disabled, and the pin is connected to the IDAC output. An internal bandgap bias generator is used to generate a reference current for the IDAC whenever it is enabled. When using the IDAC, bit 1 in the POSKIP register should be set to '1', to force the Crossbar to skip the IDAC pin.

## 6.1. IDA0 Output Scheduling

IDA0 features a flexible output update mechanism which allows for seamless full-scale changes and supports jitter-free updates for waveform generation. Three update modes are provided, allowing IDAC output updates on a write to IDA0H, on a Timer overflow, or on an external pin edge.

### 6.1.1. Update Output On-Demand

In its default mode (IDA0CN.[6:4] = '111') the IDA0 output is updated "on-demand" on a write to the highbyte of the IDA0 data register (IDA0H). It is important to note that writes to IDA0L are held in this mode, and have no effect on the IDA0 output until a write to IDA0H takes place. If writing a full 10-bit word to the IDAC data registers, the 10-bit data word is written to the low byte (IDA0L) and high byte (IDA0H) data registers. Data is latched into IDA0 after a write to the IDA0H register, **so the write sequence should be IDA0L followed by IDA0H** if the full 10-bit resolution is required. The IDAC can be used in 8-bit mode by initializing IDA0L to the desired value (typically 0x00), and writing data to only IDA0H (see **Section 6.2** for information on the format of the 10-bit IDAC data word within the 16-bit SFR space).



Figure 6.1. IDA0 Functional Block Diagram



# Table 8.1. Comparator Electrical Characteristics $V_{DD}$ = 3.0 V, -40 to +85 °C unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Units
Response Time:	CP0+ - CP0- = 100 mV	—	100	—	ns
Mode 0, Vcm <sup>*</sup> = 1.5 V	CP0+ - CP0- = -100 mV	—	250	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	175	—	ns
Mode 1, Vcm <sup>*</sup> = 1.5 V	CP0+ - CP0- = -100 mV	—	500	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	320	—	ns
Mode 2, Vcm <sup>*</sup> = 1.5 V	CP0+ - CP0- = -100 mV		1100	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	1050	—	ns
Mode 3, Vcm <sup>*</sup> = 1.5 V	CP0+ - CP0- = -100 mV	—	5200	—	ns
Common-Mode Rejection Ratio		—	1.5	4	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00		0	1	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	2	5	10	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	7	10	20	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	15	20	30	mV
Negative Hysteresis 1	CP0HYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	2	5	10	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	7	10	20	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	15	20	30	mV
Inverting or Non-Inverting Input Voltage Range		-0.25	_	V <sub>DD</sub> + 0.25	V
Input Capacitance		—	4	—	pF
Input Bias Current		—	0.001	—	nA
Input Offset Voltage		-5	—	+5	mV
Power Supply					
Power Supply Rejection			0.1	—	mV/V
Power-up Time			10	—	μs
	Mode 0	—	7.6	—	μA
Supply Current at DC	Mode 1		3.2	—	μA
	Mode 2	-	1.3	—	μA
	Mode 3	-	0.4	—	μA
*Note: Vcm is the common-mode vo	oltage on CP0+ and CP0			-	



# C8051F330/1/2/3/4/5

Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y	N	ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow	0x002B	5	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	N	ET2 (IE.5)	PT2 (IP.5)
SPI0	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y	N	ESPI0 (IE.6)	PSPI0 (IP.6)
SMB0	0x003B	7	SI (SMB0CN.0)	Y	N	ESMB0 (EIE1.0)	PSMB0 (EIP1.0)
RESERVED	0x0043	8	N/A	N/A	N/A	N/A	N/A
ADC0 Window Compare	0x004B	9	ADOWINT (ADC0CN.3)	Y	N	EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
ADC0 Conversion Complete	0x0053	10	AD0INT (ADC0CN.5)	Y	N	EADC0 (EIE1.3)	PADC0 (EIP1.3)
Programmable Counter Array	0x005B	11	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	Ν	EPCA0 (EIE1.4)	PPCA0 (EIP1.4)
Comparator0	0x0063	12	CP0FIF (CPT0CN.4) CP0RIF (CPT0CN.5)	N	N	ECP0 (EIE1.5)	PCP0 (EIP1.5)
RESERVED	0x006B	13	N/A	N/A	N/A	N/A	N/A
Timer 3 Overflow	0x0073	14	TF3H (TMR3CN.7) TF3L (TMR3CN.6)	Ν	Ν	ET3 (EIE1.7)	PT3 (EIP1.7)

Table 9.4. Interrupt Summary



## 13. Oscillators

C8051F330/1/2/3/4/5 devices include a programmable internal high-frequency oscillator, a programmable internal low-frequency oscillator, and an external oscillator drive circuit. The internal high-frequency oscillator can be enabled/disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 13.1. The internal low-frequency oscillator can be enabled/disabled and calibrated using the OSCLCN register, as shown in SFR Definition 13.3. The system clock can be sourced by the external oscillator circuit or either internal oscillator. Both internal oscillators offer a selectable post-scaling feature. The internal oscillators' electrical specifications are given in Table 13.1 on page 122.



Figure 13.1. Oscillator Diagram

## 13.1. Programmable Internal High-Frequency (H-F) Oscillator

All C8051F330/1/2/3/4/5 devices include a programmable internal high-frequency oscillator that defaults as the system clock after a system reset. The internal oscillator period can be adjusted via the OSCICL register as defined by SFR Definition 13.1.

On C8051F330/1/2/3/4/5 devices, OSCICL is factory calibrated to obtain a 24.5 MHz base frequency.

Electrical specifications for the precision internal oscillator are given in Table 13.1 on page 122. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN. The divide value defaults to 8 following a reset.



SFR	Definition	14.2. XBR1	Port I/O	Crossbar	Register	1
-----	------------	------------	----------	----------	----------	---

R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	Reset Value
WEAKP	UD XBARE	T1E	T0E	ECIE	-	PCA	OME	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xE2
Bit7:	WEAKPUD:	Port I/O We	ak Pullup D	isable.				
	0: Weak Pull	ups enablec	l (except fo	r Ports whos	se I/O are c	onfigured as	analog ir	nput).
Dite	1: Weak Pull	ups disabled	d.					
DILO.	0: Crossbar	ssuar Eriaur Hisabled	e.					
	1: Crossbar e	enabled.						
Bit5:	T1E: T1 Enal	ble						
	0: T1 unavail	able at Port	pin.					
	1: T1 routed	to Port pin.	-					
Bit4:	T0E: T0 Ena	ble						
	0: T0 unavail	able at Port	pin.					
D'10	1: T0 routed	to Port pin.		<b>E</b>				
Bit3:	ECIE: PCAU	External Co	unter input	Enable				
	1: ECI routed	to Port nin	t pin.					
Bit2 <sup>.</sup>	Unused Rea	d = 0b Writ	e = don't c	are				
Bits1–0:	PCA0ME: PC	CA Module I	/O Enable E	Bits.				
	00: All PCA I	/O unavailal	ble at Port p	oins.				
	01: CEX0 rou	uted to Port	pin.					
	10: CEX0, C	EX1 routed	to Port pins	5.				
	11: CEX0, CI	EX1, CEX2	routed to P	ort pins.				

## 14.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Ports2–0 are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions that target a Port Latch register as the destination. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.



## Table 14.1. Port I/O DC Electrical Characteristics

 $V_{DD}$  = 2.7 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	Units
	I <sub>OH</sub> = −3 mA, Port I/O push-pull	V <sub>DD</sub> – 0.7	—	_	
Output High Voltage	I <sub>OH</sub> = –10 μA, Port I/O push-pull	V <sub>DD</sub> – 0.1	—	—	V
	I <sub>OH</sub> = –10 mA, Port I/O push-pull	—	V <sub>DD</sub> – 0.8	—	
	I <sub>OL</sub> = 8.5 mA	_	_	0.6	
Output Low Voltage	I <sub>OL</sub> = 10 μA	—	—	0.1	V
	I <sub>OL</sub> = 25 mA	—	1.0	—	
Input High Voltage		2.0			V
Input Low Voltage			—	0.8	V
Input Leakage	Weak Pullup Off	—	—	±1	ıιΔ
Current	Weak Pullup On, V <sub>IN</sub> = 0 V	—	25	50	μΛ



#### 15.3.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

#### 15.3.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout.

#### 15.3.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 µs, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods. If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.

### 15.4. Using the SMBus

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information

SMBus interrupts are generated for each data byte or slave address that is transferred. When transmitting, this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data, this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. See **Section "15.5. SMBus Transfer Modes" on page 146** for more details on transmission sequences.

Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in **Section "15.4.2. SMB0CN Control Register" on page 143**; Table 15.4 provides a quick SMB0CN decoding reference.



## 16.2. Operational Modes

UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown below.



Figure 16.3. UART Interconnect Diagram

#### 16.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.



Figure 16.4. 8-Bit UART Timing Diagram



#### 18.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is active as defined by bit IN0PL in register IT01CF (see Section "9.3.2. External Interrupts" on page 87 for details on the external input signals /INT0 and /INT1).



Figure 18.2. T0 Mode 2 Block Diagram



## SFR Definition 18.8. TMR2CN: Timer 2 Control

R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value
TF2H	TF2L	TF2LEN	TF2CEN	T2SPLIT	TR2	_	T2XCLK	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit addr	essable)	0xC8
Bit7:	TF2H: Timer	2 High Byt	e Overflow	Flag.				
	Set by hardw	vare when t	he Timer 2	high byte ov	verflows fro	m 0xFF to (	0x00. In 16	bit mode,
	this will occu	r when Time	er 2 overflov	ws from 0xF	FFF to 0x0	000. When	the Timer 2	interrupt is
	enabled, set	ting this bit	causes the	CPU to vec	tor to the T	imer 2 inter	rupt service	eroutine.
D:+0.	TF2H is not a	automatical	ly cleared b	by hardware	and must b	be cleared b	by software	•
BITO:	Sot by bardy	Z LOW Byte	bo Timor 2	-iag. Iow byto ov	orflowe from	n OvEE to O		thic hit ic
	set an interr	unt will be c	ne ninei z	TF2LEN is	set and Tim	nor 2 interru	nts are ena	abled TF21
	will set when	the low by	te overflows	s regardless	of the Tim	er 2 mode.	This bit is n	ot automat-
	ically cleared	by hardwa	ire.		••••••			
Bit5:	TF2LEN: Tin	ner 2 Low B	syte Interrup	ot Enable.				
	This bit enab	oles/disable	s Timer 2 L	ow Byte inte	errupts. If T	F2LEN is se	et and Time	r 2 inter-
	rupts are ena	abled, an in	terrupt will I	be generate	d when the	low byte of	f Timer 2 ov	/erflows.
	0: Timer 2 Lo	ow Byte inte	errupts disa	bled.				
D:+4+	1: Timer 2 Lo	ow Byte inte	errupts enat	Died. Desillator Cr	onturo Engl			
DIL4.	This bit enab	les/disable	Timor 21		apiure Enai cy Oscillato	ue. Ar Cantura I	Inde If TES	CEN is set
	and Timer 2	interrupts a	re enabled	an interrup	t will be gei	nerated on	a falling ed	de of the
	low-frequence	v oscillator	output, and	the curren	t 16-bit time	er value in T	MR2H:TM	R2L will be
	copied to TM	ÍR2RLH:TN	IR2RLL. Se	e Section '	13. Oscilla	ators" on p	age 113 fo	r more
	details.					-	-	
	0: Timer 2 Lo	ow-Frequen	cy Oscillato	or Capture c	lisabled.			
Dire	1: Timer 2 Lo	ow-Frequen	cy Oscillato	or Capture e	enabled.			
Bit3:	12SPLII: In	ner 2 Split N	Viode Enabl	e.		with a sta rai		
	0: Timer 2 or	LIS SEL, TIM	er z operat 6-bit auto-r	es as two o	-bit timers v	viin auto-rei	080.	
	1: Timer 2 or	perates as t	wo 8-bit au	to-reload tin	ners			
Bit2:	TR2: Timer 2	2 Run Contr	ol.		1010.			
	This bit enab	oles/disable	s Timer 2. I	n 8-bit mode	e, this bit er	nables/disal	oles TMR2	H only;
	TMR2L is alv	ways enable	ed in this m	ode.				-
	0: Timer 2 di	sabled.						
<b>D</b> ''4	1: Timer 2 er	nabled.						
Bit1:	UNUSED. R	ead = 0b. V	Vrite = don'i	i care.				
DILU.	This bit solor	$\frac{11}{2} = 2 \times 10^{-1}$	nal clock S	elect. ource for Ti	mar 2 lf Tir	nor 2 is in 8	l-hit mode	this hit
	selects the e	xternal osc	illator clock	source for h	oth timer b	vtes Howe	ver the Tin	ner 2 Clock
	Select bits (7	2MH and T	2ML in reg	ister CKCO	N) may still	be used to	select betv	veen the
	external cloc	k and the s	ystem clock	k for either t	imer.			
	0: Timer 2 ex	kternal clocl	k selection i	is the syster	m clock divi	ded by 12.		
	1: Timer 2 ex	cternal clock	k selection i	is the exterr	al clock div	ided by 8. I	Note that th	e external
	oscillator sou	urce divided	l by 8 is syr	hchronized w	vith the sys	tem clock.		



#### 19.2.3. High-Speed Output Mode

In High-Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.



Figure 19.6. PCA High-Speed Output Mode Diagram



#### 19.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 19.3.

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

## Equation 19.3. Square Wave Frequency Output

Where  $F_{PCA}$  is the frequency of the clock selected by the CPS2–0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.



Figure 19.7. PCA Frequency Output Mode



# C8051F330/1/2/3/4/5

#### 19.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 19.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 19.4.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

$$DutyCycle = \frac{(256 - PCA0CPHn)}{256}$$

#### Equation 19.4. 8-Bit PWM Duty Cycle

Using Equation 19.4, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.



Figure 19.8. PCA 8-Bit PWM Mode Diagram



R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	Reset Value			
CIDL	WDTE	WDLC	К —	CPS2	CPS1	CPS0	ECF	01000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	]			
							SFR Addre	ss: 0xD9			
Bit7:	CIDL: PCA	Counter/	Fimer Idle C	ontrol.							
	Specifies F	CA behav	ior when C	PU is in Idle N	lode.						
		ntinues to t	unction not	mally while the	e system co		n idle iviod Mada	le.			
Bite		eralion is s	nor Enable	while the syste			vioue.				
Dito.	If this bit is	set PCA	Module 2 is	used as the v	vatchdog tir	mer					
	0: Watchdog Timer disabled.										
	1: PCA Module 2 enabled as Watchdog Timer.										
Bit5:	WDLCK: V	Vatchdog T	imer Lock	U U							
	This bit loc	ks/unlocks	the Watch	dog Timer En	able. When	WDLCK is	set, the W	atchdog			
	Timer may not be disabled until the next system reset.										
	0: Watchde	og Timer E	nable unloc	ked.							
D:44	1: Watchdo	og Timer E	nable locke	d.							
BIT4: Dito2 1:	UNUSED.		0, VVIIte = 00	on't care.	<b>.</b> +						
DII55-1.	Those bits	SU. FCA C		er Fuise Selev	n. DCA countr	\r					
	THESE DIIS	Select the	umenase s								
	CPS2	CPS1	CPS0		Ti	mebase					
	0	0	0 S	ystem clock d	ivided by 12	2					
	0 0	0	0 S 1 S	/stem clock d /stem clock d	ivided by 12 ivided by 4	2					
	0 0 0	0 0 1	0 S 1 S 0 T	ystem clock d ystem clock d mer 0 overflo	ivided by 12 ivided by 4 w	2					
	0 0 0	0 0 1 1	0 S 1 S 0 Tri 1 H	ystem clock d ystem clock d mer 0 overflor igh-to-low tran	ivided by 12 ivided by 4 w nsitions on I	2 ECI (max ra	te = syste	m clock			
	0 0 0 0	0 0 1 1	0 S 1 S 0 Ti 1 H di	ystem clock d ystem clock d mer 0 overflo igh-to-low trar vided by 4)	ivided by 12 ivided by 4 w isitions on I	2 ECI (max ra	te = syste	m clock			
	0 0 0 0	0 0 1 1 0	0 S 1 S 0 Ti 1 H di 0 S	ystem clock d ystem clock d mer 0 overflo igh-to-low trar vided by 4) ystem clock	ivided by 12 ivided by 4 w isitions on f	2 ECI (max ra	te = syste	m clock			
	0 0 0 1 1	0 0 1 1 0 0	0 S 1 S 0 Ti 1 di 0 S 1 E 0 B	ystem clock d ystem clock d mer 0 overflor igh-to-low tran vided by 4) ystem clock kternal clock o	ivided by 12 ivided by 4 w nsitions on f livided by 8	2 ECI (max ra	te = syste	m clock			
	0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 1	0 S 1 S 0 Ti 1 H di 0 S 1 E 0 R 1 P	ystem clock d ystem clock d mer 0 overflo igh-to-low trar vided by 4) ystem clock kternal clock d eserved	ivided by 12 ivided by 4 w nsitions on f livided by 8	2 ECI (max ra *	te = syste	m clock			
	0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 1 1	0 S 1 S 0 Ti 1 H di 0 S 1 E 0 R 1 R	ystem clock d ystem clock d mer 0 overflo igh-to-low trar vided by 4) ystem clock kternal clock d eserved eserved	ivided by 12 ivided by 4 ivided by 8 livided by 8	2 ECI (max ra *	te = syster	m clock			
	0 0 0 1 1 1 1 *Note: Ext	0 0 1 1 0 0 1 1 1 ternal oscilla	0         S           1         S           0         Ti           1         H           0         S           1         E           0         R           1         R           ator source d	ystem clock d ystem clock d mer 0 overflo igh-to-low tran vided by 4) ystem clock kternal clock d eserved eserved vided by 8 is s	ivided by 12 ivided by 4 ivided by 8 livided by 8	ECI (max ra * with the systemetry	te = syster	m clock			
BitO	0 0 0 1 1 1 *Note: Ext	0 0 1 1 0 0 1 1 ternal oscilla	0         S           1         S           0         Ti           1         H           0         S           1         E           0         R           1         R           ator source d	ystem clock d ystem clock d mer 0 overflo gh-to-low trar vided by 4) ystem clock kternal clock d eserved eserved vided by 8 is s	ivided by 12 ivided by 4 ivided by 8 livided by 8 ivided by 8	ECI (max ra * with the syste	te = syster	m clock			
Bit0:	0 0 0 1 1 1 *Note: Ext ECF: PCA	0 0 1 1 0 0 1 1 ternal oscilla Counter/T	0 S 1 S 0 Ti 1 H di 0 S 1 E 0 R 1 R ator source d	ystem clock d ystem clock d mer 0 overflo igh-to-low trar vided by 4) ystem clock ternal clock d eserved eserved vided by 8 is s cow Interrupt E	ivided by 12 ivided by 4 insitions on f livided by 8 ivided by 8 ivided by 8 ivided by 8	ECI (max ra * with the syste	te = syster em clock.	m clock			
Bit0:	0 0 0 1 1 1 *Note: Ext ECF: PCA This bit se 0: Disable	0 0 1 1 0 0 1 1 ternal oscillated Counter/T ts the mass the CF inter	0         S           1         S           0         Ti           1         H           0         S           1         E           0         R           1         R           ator source d           imer Overfl           king of the learnupt.	ystem clock d ystem clock d mer 0 overflo igh-to-low trar vided by 4) ystem clock kternal clock d eserved eserved vided by 8 is sy ow Interrupt E PCA Counter/	ivided by 12 ivided by 4 insitions on f livided by 8 ivided by 8 ivided by 8 ivided by 8 ivided by 8	ECI (max ra * with the syste	te = syster em clock. terrupt.	m clock			
Bit0:	0 0 0 1 1 1 1 *Note: Ext ECF: PCA This bit se 0: Disable 1: Enable a	0 0 1 1 0 0 1 1 cernal oscillation to the mash the CF inter a PCA Course of the course of the term of	0     S       1     S       0     Ti       1     H       0     S       1     E       0     R       1     R       ator source d       imer Overfl       king of the lerrupt.       unter/Timer	ystem clock d ystem clock d mer 0 overflo gh-to-low trar vided by 4) ystem clock ternal clock d eserved eserved vided by 8 is sy pow Interrupt E PCA Counter/ Overflow inte	ivided by 12 ivided by 4 ivided by 4 isitions on f livided by 8 ivided by 8 ivided by 8 ivided by 8 ivided by 8 ivided by 8 ivided by 8	ECI (max ra * with the syste flow (CF) in st when CF	te = syster em clock. terrupt. (PCA0CN	m clock			
Bit0:	0 0 0 1 1 1 *Note: Ext ECF: PCA This bit se 0: Disable 1: Enable a	0 0 1 1 0 0 1 1 ternal oscilla Counter/T ts the mash the CF inter a PCA Cou	0     S       1     S       0     Ti       1     H       0     S       1     E       0     R       1     R       ator source d       imer Overfl       king of the lerrupt.       unter/Timer	ystem clock d ystem clock d mer 0 overflor igh-to-low trar vided by 4) ystem clock exerved eserved eserved ivided by 8 is sy cow Interrupt E PCA Counter/ Overflow inte	vided by 12 vided by 4 v nsitions on f livided by 8 vnchronized nable. Timer Overf	ECI (max ra * with the syste flow (CF) in st when CF	te = syster em clock. terrupt. (PCA0CN	m clock			
Bit0:	0 0 0 1 1 1 *Note: Ext ECF: PCA This bit se 0: Disable 1: Enable a	0 0 1 1 0 0 1 1 ternal oscillat Counter/T ts the masl the CF inter a PCA Councer <b>DTE bit is s</b>	0     S       1     S       0     Ti       1     H       0     S       1     E       0     R       1     R       ator source d       imer Overfl       king of the lerrupt.       unter/Timer       set to '1', th	ystem clock d ystem clock d mer 0 overflo igh-to-low trar vided by 4) ystem clock ternal clock d eserved eserved ivided by 8 is s ow Interrupt E PCA Counter/ Overflow inter	vided by 12 vided by 4 v isitions on f livided by 8 vnchronized nable. Timer Overf rrupt reques egister car	ECI (max ra * with the syste flow (CF) in st when CF	te = syster em clock. terrupt. (PCA0CN dified. To	m clock .7) is set. change the			
Bit0: Note: Wi	0 0 0 1 1 1 *Note: Ext ECF: PCA This bit se 0: Disable 1: Enable a pen the WD contents of	0 0 1 1 0 0 1 1 1 cernal oscillation the CF inter the CF inter a PCA Courter <b>DTE bit is solution</b>	0         S           1         S           0         Ti           1         H           0         S           1         E           0         R           1         R           ator source d         Image: Comparison of the learnupt.           imer Overfl         Image: Comparison of the learnupt.           inter/Timer         Set to '1', the comparison of the learnupt.           Set to '1', the comparison of the learnupt.         Image: Comparison of the learnupt.	vstem clock d vstem clock d mer 0 overflo igh-to-low tran vided by 4) vstem clock kternal clock d eserved eserved ivided by 8 is s cow Interrupt E PCA Counter/ Overflow inter ter, the Watc	vided by 12 vided by 4 v nsitions on f livided by 8 vnchronized nable. Timer Overf rrupt reques egister car hdog Time	ECI (max ra * with the syste flow (CF) in st when CF anot be mo r must first	te = syster em clock. terrupt. (PCA0CN dified. To t be disab	.7) is set. change the led.			
Bit0: Note: Wi	0 0 0 1 1 1 *Note: Ext ECF: PCA This bit se 0: Disable 1: Enable a contents of	0 0 1 1 0 0 1 1 ternal oscilla Counter/T ts the mash the CF inte a PCA Cou <b>DTE bit is s</b> <b>of the PCA</b>	0       S         1       S         0       Ti         1       H         0       S         1       E         0       S         1       E         0       R         ator source d         imer Overfl         king of the learrupt.         unter/Timer         Set to '1', th         AOMD regis	vstem clock d vstem clock d mer 0 overflor igh-to-low tran vided by 4) vstem clock ternal clock d eserved eserved eserved vided by 8 is s ow Interrupt E PCA Counter/ Overflow inter ter, the Watc	vided by 12 vided by 4 v nsitions on f livided by 8 livided by 8 vnchronized rnable. Timer Overf rupt reques egister car hdog Time	ECI (max ra * with the syste flow (CF) in st when CF anot be mo r must first	te = syster em clock. terrupt. (PCA0CN dified. To t be disab	.7) is set. change the led.			

## SFR Definition 19.2. PCA0MD: PCA Mode



## SFR Definition 19.3. PCA0CPMn: PCA Capture/Compare Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PWM16	Sn ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Address: PCA0CPM0: 0xDA, PCA0CPM1: 0xDB, PCA0CPM2: 0xDC								
Bit7: PWM16n: 16-bit Pulse Width Modulation Enable.								
	I his bit selects 16-bit mode when Pulse Width Modulation mode is enabled ( $PWMn = 1$ ).							
	U: 8-DIT PVVIVI Selected.							
D'10	1: 10-DIL PVVIVI Selected.							
BIt6:	SILO: EUUIVIN: UOMPARATOR FUNCTION ENABLE.							
	This bit enables/disables the comparator function for PCA module n.							
	U. DISADIEU. 1: Enabled							
Rit5.	5. CAPPn: Canture Positive Function Enable							
DILJ.	This hit enables/disables the positive edge capture for PCA module n							
	0. Disabled							
	1: Enabled.							
Bit4:	CAPNn: Capture Negative Function Enable.							
2	This bit enables/disables the negative edge capture for PCA module n.							
	0: Disabled.							
	1: Enabled.							
Bit3:	Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, ma							
								natches of
	the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD							
	register to be set to logic 1.							
	0: Disabled.							
1: Enabled.								
Bit2:	2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches							
								natches of
	the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequenc Output Mode.							
	1. Enabled							
Bit1.	PWMn <sup>•</sup> Pulse	⊳ Width Mo	dulation Mo	de Enable				
Ditt.	This bit enab	les/disables	the PWM f	unction for l	PCA modul	en Whene	enabled a	oulse width
	modulated si	anal is outp	it on the CEXn pin 8-bit PWM is used if PWM16n is cleared: 16-bit					
	mode is used	l if PWM16	n is set to lo	aic 1. If the	TOGn bit is	also set. th	ne module	operates in
	Frequency O	utput Mode		0		,		
	0: Disabled.	•						
	1: Enabled.							
Bit0:	ECCFn: Cap	ture/Compa	are Flag Inte	errupt Enabl	e.			
	This bit sets t	the masking	g of the Cap	oture/Compa	are Flag (CO	CFn) interru	ıpt.	
	0: Disable CCFn interrupts.							
	1: Enable a C	Capture/Cor	npare Flag	interrupt red	quest when	CCFn is se	ət.	

