



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	H8/300H
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, SCI
Peripherals	PWM, WDT
Number of I/O	29
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f3694fpiv

6.2	Mode Transitions and States of LSI.....	80
6.2.1	Sleep Mode	83
6.2.2	Standby Mode.....	83
6.2.3	Subsleep Mode.....	83
6.2.4	Subactive Mode	84
6.3	Operating Frequency in Active Mode.....	84
6.4	Direct Transition	85
6.4.1	Direct Transition from Active Mode to Subactive Mode	85
6.4.2	Direct Transition from Subactive Mode to Active Mode	85
6.5	Module Standby Function.....	86
Section 7 ROM		87
7.1	Block Configuration.....	87
7.2	Register Descriptions	88
7.2.1	Flash Memory Control Register 1 (FLMCR1).....	89
7.2.2	Flash Memory Control Register 2 (FLMCR2).....	90
7.2.3	Erase Block Register 1 (EBR1)	91
7.2.4	Flash Memory Power Control Register (FLPWCR).....	92
7.2.5	Flash Memory Enable Register (FENR).....	92
7.3	On-Board Programming Modes.....	93
7.3.1	Boot Mode	93
7.3.2	Programming/Erasing in User Program Mode.....	96
7.4	Flash Memory Programming/Erasing	98
7.4.1	Program/Program-Verify	98
7.4.2	Erase/Erase-Verify.....	100
7.4.3	Interrupt Handling when Programming/Erasing Flash Memory.....	101
7.5	Program/Erase Protection	103
7.5.1	Hardware Protection	103
7.5.2	Software Protection.....	103
7.5.3	Error Protection.....	103
7.6	Programmer Mode	104
7.7	Power-Down States for Flash Memory	104
Section 8 RAM		107
Section 9 I/O Ports		109
9.1	Port 1.....	109
9.1.1	Port Mode Register 1 (PMR1).....	110
9.1.2	Port Control Register 1 (PCR1)	111
9.1.3	Port Data Register 1 (PDR1).....	111




Figure 2.1 Memory Map (3)

- Prior to executing BSET instruction

```
MOV.B #80, R0L
MOV.B R0L, @RAM0
MOV.B R0L, @PDR5
```

The PDR5 value (H'80) is written to a work area in memory (RAM0) as well as to PDR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0	0

- BSET instruction executed

```
BSET #0, @RAM0
```

The BSET instruction is executed designating the PDR5 work area (RAM0).

- After executing BSET instruction

```
MOV.B @RAM0, R0L
MOV.B R0L, @PDR5
```

The work area (RAM0) value is written to PDR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	1
RAM0	1	0	0	0	0	0	0	1

Bit Manipulation in a Register Containing a Write-Only Bit

Example 3: BCLR instruction executed designating port 5 control register PCR5

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins that output low-level signals. An example of setting the P50 pin as

Section 5 Clock Pulse Generators

Clock oscillator circuitry (CPG: clock pulse generator) is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator, a duty correction circuit, and system clock dividers. The subclock pulse generator consists of a subclock oscillator circuit and a subclock divider.

Figure 5.1 shows a block diagram of the clock pulse generators.





Figure 5.1 Block Diagram of Clock Pulse Generators

The basic clock signals that drive the CPU and on-chip peripheral modules are ϕ and ϕ_{SUB} . The system clock is divided by prescaler S to become a clock signal from $\phi/8192$ to $\phi/2$, and the subclock is divided by prescaler W to become a clock signal from $\phi_W/128$ to $\phi_W/8$. Both the system clock and subclock signals are provided to the on-chip peripheral modules.

5.2 Subclock Generator

Figure 5.7 shows a block diagram of the subclock generator.



Note : Resistance is a reference value.

Figure 5.7 Block Diagram of Subclock Generator

5.2.1 Connecting 32.768-kHz Crystal Resonator

Clock pulses can be supplied to the subclock divider by connecting a 32.768-kHz crystal resonator, as shown in figure 5.8. Figure 5.9 shows the equivalent circuit of the 32.768-kHz crystal resonator.





Figure 5.8 Typical Connection to 32.768-kHz Crystal Resonator



$$C_O = 1.5 \text{ pF (typ.)}$$

$$R_S = 14 \text{ k}\Omega \text{ (typ.)}$$

$$f_W = 32.768 \text{ kHz}$$

Note: Constants are reference values.

Figure 5.9 Equivalent Circuit of 32.768-kHz Crystal Resonator

cleared, a transition is made to active mode when the LS0N bit in SYSCR2 is 0, and a transition is made to subactive mode when the bit is 1.

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high.

6.2.4 Subactive Mode

The operating frequency of subactive mode is selected from $\phi_w/2$, $\phi_w/4$, and $\phi_w/8$ by the SA1 and SA0 bits in SYSCR2. After the SLEEP instruction is executed, the operating frequency changes to the frequency which is set before the execution. When the SLEEP instruction is executed in subactive mode, a transition to sleep mode, subsleep mode, standby mode, active mode, or subactive mode is made, depending on the combination of SYSCR1 and SYSCR2. When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high.

6.3 Operating Frequency in Active Mode

Operation in active mode is clocked at the frequency designated by the MA2, MA1, and MA0 bits in SYSCR2. The operating frequency changes to the set frequency after SLEEP instruction execution.




Figure 11.1 Block Diagram of Timer V

11.2 Input/Output Pins

Table 11.1 shows the timer V pin configuration.

Table 11.1 Pin Configuration

Name	Abbreviation	I/O	Function
Timer V output	TMOV	Output	Timer V waveform output
Timer V clock input	TMCIV	Input	Clock input to TCNTV
Timer V reset input	TMRIV	Input	External input to reset TCNTV
Trigger input	TRGV	Input	Trigger input to initiate counting

11.3.4 Timer Control/Status Register V (TCSR_V)

TCSR_V indicates the status flag and controls outputs by using a compare match.

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/W	<p>Compare Match Flag B</p> <p>Setting condition: When the TCNTV value matches the TCORB value</p> <p>Clearing condition: After reading CMFB = 1, cleared by writing 0 to CMFB</p>
6	CMFA	0	R/W	<p>Compare Match Flag A</p> <p>Setting condition: When the TCNTV value matches the TCORA value</p> <p>Clearing condition: After reading CMFA = 1, cleared by writing 0 to CMFA</p>
5	OVF	0	R/W	<p>Timer Overflow Flag</p> <p>Setting condition: When TCNTV overflows from H'FF to H'00</p> <p>Clearing condition: After reading OVF = 1, cleared by writing 0 to OVF</p>
4	—	1	—	<p>Reserved</p> <p>This bit is always read as 1.</p>
3	OS3	0	R/W	Output Select 3 and 2
2	OS2	0	R/W	<p>These bits select an output method for the TMOV pin by the compare match of TCORB and TCNTV.</p> <p>00: No change 01: 0 output 10: 1 output 11: Output toggles</p>
1	OS1	0	R/W	Output Select 1 and 0
0	OS0	0	R/W	<p>These bits select an output method for the TMOV pin by the compare match of TCORA and TCNTV.</p> <p>00: No change 01: 0 output 10: 1 output 11: Output toggles</p>

12.3.2 Timer Control Register W (TCRW)

TCRW selects the timer counter clock source, selects a clearing condition, and specifies the timer output levels.

Bit	Bit Name	Initial Value	R/W	Description
7	CCLR	0	R/W	<p>Counter Clear</p> <p>The TCNT value is cleared by compare match A when this bit is 1. When it is 0, TCNT operates as a free-running counter.</p>
6	CKS2	0	R/W	Clock Select 2 to 0
5	CKS1	0	R/W	Select the TCNT clock source.
4	CKS0	0	R/W	<p>000: Internal clock: counts on ϕ</p> <p>001: Internal clock: counts on $\phi/2$</p> <p>010: Internal clock: counts on $\phi/4$</p> <p>011: Internal clock: counts on $\phi/8$</p> <p>1XX: Counts on rising edges of the external event (FTCI)</p> <p>When the internal clock source (ϕ) is selected, subclock sources are counted in subactive and subsleep modes.</p>
3	TOD	0	R/W	<p>Timer Output Level Setting D</p> <p>Sets the output value of the FTIOD pin until the first compare match D is generated.</p> <p>0: Output value is 0*</p> <p>1: Output value is 1*</p>
2	TOC	0	R/W	<p>Timer Output Level Setting C</p> <p>Sets the output value of the FTIOC pin until the first compare match C is generated.</p> <p>0: Output value is 0*</p> <p>1: Output value is 1*</p>
1	TOB	0	R/W	<p>Timer Output Level Setting B</p> <p>Sets the output value of the FTIOB pin until the first compare match B is generated.</p> <p>0: Output value is 0*</p> <p>1: Output value is 1*</p>

Bit	Bit Name	Initial Value	R/W	Description
5	IOB1	0	R/W	I/O Control B1 and B0
4	IOB0	0	R/W	<p>When IOB2 = 0,</p> <p>00: No output at compare match</p> <p>01: 0 output to the FTIOB pin at GRB compare match</p> <p>10: 1 output to the FTIOB pin at GRB compare match</p> <p>11: Output toggles to the FTIOB pin at GRB compare match</p> <p>When IOB2 = 1,</p> <p>00: Input capture at rising edge at the FTIOB pin</p> <p>01: Input capture at falling edge at the FTIOB pin</p> <p>1X: Input capture at rising and falling edges of the FTIOB pin</p>
3	—	1	—	<p>Reserved</p> <p>This bit is always read as 1.</p>
2	IOA2	0	R/W	<p>I/O Control A2</p> <p>Selects the GRA function.</p> <p>0: GRA functions as an output compare register</p> <p>1: GRA functions as an input capture register</p>
1	IOA1	0	R/W	I/O Control A1 and A0
0	IOA0	0	R/W	<p>When IOA2 = 0,</p> <p>00: No output at compare match</p> <p>01: 0 output to the FTIOA pin at GRA compare match</p> <p>10: 1 output to the FTIOA pin at GRA compare match</p> <p>11: Output toggles to the FTIOA pin at GRA compare match</p> <p>When IOA2 = 1,</p> <p>00: Input capture at rising edge of the FTIOA pin</p> <p>01: Input capture at falling edge of the FTIOA pin</p> <p>1X: Input capture at rising and falling edges of the FTIOA pin</p>

Legend: X: Don't care.

14.4 Operation in Asynchronous Mode

Figure 14.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level). Inside the SCI3, the transmitter and receiver are independent units, enabling full duplex. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 14.2 Data Format in Asynchronous Communication

14.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK3 pin can be selected as the SCI3's serial clock source, according to the setting of the COM bit in SMR and the CKE0 and CKE1 bits in SCR3. When an external clock is input at the SCK3 pin, the clock frequency should be 16 times the bit rate used.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 14.3.





Figure 14.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)

Bit	Bit Name	Initial Value	R/W	Description
3	STIE	0	R/W	<p>Stop Condition Detection Interrupt Enable</p> <p>0: Stop condition detection interrupt request (STPI) is disabled.</p> <p>1: Stop condition detection interrupt request (STPI) is enabled.</p>
2	ACKE	0	R/W	<p>Acknowledge Bit Judgement Select</p> <p>0: The value of the receive acknowledge bit is ignored, and continuous transfer is performed.</p> <p>1: If the receive acknowledge bit is 1, continuous transfer is halted.</p>
1	ACKBR	0	R	<p>Receive Acknowledge</p> <p>In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified.</p> <p>0: Receive acknowledge = 0</p> <p>1: Receive acknowledge = 1</p>
0	ACKBT	0	R/W	<p>Transmit Acknowledge</p> <p>In receive mode, this bit specifies the bit to be sent at the acknowledge timing.</p> <p>0: 0 is sent at the acknowledge timing.</p> <p>1: 1 is sent at the acknowledge timing.</p>



[Legend]

ADCR: A/D control register
 ADCSR: A/D control/status register
 ADDRA: A/D data register A
 ADDRB: A/D data register B
 ADDRC: A/D data register C
 ADDRD: A/D data register D

Figure 16.1 Block Diagram of A/D Converter

21.3.7 Power-Supply-Voltage Detection Circuit Characteristics (Optional)

Table 21.19 Power-Supply-Voltage Detection Circuit Characteristics

$V_{ss} = 0.0 \text{ V}$, $T_a = -20 \text{ to } +75^\circ\text{C}$, unless otherwise indicated.

Item	Symbol	Test Condition	Values			Unit
			Min	Typ	Max	
Power-supply falling detection voltage	$V_{int(D)}$	$LVDSEL = 0$	3.3	3.7	—	V
Power-supply rising detection voltage	$V_{int(U)}$	$LVDSEL = 0$	—	4.0	4.5	V
Reset detection voltage 1 ^{*1}	V_{reset1}	$LVDSEL = 0$	—	2.3	2.7	V
Reset detection voltage 2 ^{*2}	V_{reset2}	$LVDSEL = 1$	3.0	3.6	4.2	V
Lower-limit voltage of LVDR operation ^{*3}	$V_{LVDRmin}$		1.0	—	—	V
LVD stabilization time	t_{LVDON}		50	—	—	μs
Current consumption in standby mode	I_{STBY}	LVDE = 1, $V_{cc} = 5.0 \text{ V}$, When a 32-kHz crystal resonator is not used	—	—	350	μA

- Notes:
1. This voltage should be used when the falling and rising voltage detection function is used.
 2. Select the low-voltage reset 2 when only the low-voltage detection reset is used.
 3. When the power-supply voltage (V_{cc}) falls below $V_{LVDRmin} = 1.0 \text{ V}$ and then rises, a reset may not occur. Therefore sufficient evaluation is required.

3. Logic Instructions

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)							Operation	Condition Code						No. of States ^{*1}	
			#xx	Rn	@ERn	@(d, ERn)	@-ERn@ERn+	@aa	@(d, PC)		I	H	N	Z	V	C		
																	Normal	Advanced
AND	AND.B #xx:8, Rd	B	2							Rd8&#xx:8 → Rd8	— —	↑	↑	0	—	—	2	
	AND.B Rs, Rd	B		2						Rd8&Rs8 → Rd8	— —	↑	↑	0	—	—	2	
	AND.W #xx:16, Rd	W	4							Rd16&#xx:16 → Rd16	— —	↑	↑	0	—	—	4	
	AND.W Rs, Rd	W		2						Rd16&Rs16 → Rd16	— —	↑	↑	0	—	—	2	
	AND.L #xx:32, ERd	L	6							ERd32&#xx:32 → ERd32	— —	↑	↑	0	—	—	6	
	AND.L ERs, ERd	L		4						ERd32&ERs32 → ERd32	— —	↑	↑	0	—	—	4	
OR	OR.B #xx:8, Rd	B	2							Rd8#xx:8 → Rd8	— —	↑	↑	0	—	—	2	
	OR.B Rs, Rd	B		2						Rd8&Rs8 → Rd8	— —	↑	↑	0	—	—	2	
	OR.W #xx:16, Rd	W	4							Rd16#xx:16 → Rd16	— —	↑	↑	0	—	—	4	
	OR.W Rs, Rd	W		2						Rd16&Rs16 → Rd16	— —	↑	↑	0	—	—	2	
	OR.L #xx:32, ERd	L	6							ERd32#xx:32 → ERd32	— —	↑	↑	0	—	—	6	
	OR.L ERs, ERd	L		4						ERd32&ERs32 → ERd32	— —	↑	↑	0	—	—	4	
XOR	XOR.B #xx:8, Rd	B	2							Rd8⊕#xx:8 → Rd8	— —	↑	↑	0	—	—	2	
	XOR.B Rs, Rd	B		2						Rd8⊕Rs8 → Rd8	— —	↑	↑	0	—	—	2	
	XOR.W #xx:16, Rd	W	4							Rd16⊕#xx:16 → Rd16	— —	↑	↑	0	—	—	4	
	XOR.W Rs, Rd	W		2						Rd16⊕Rs16 → Rd16	— —	↑	↑	0	—	—	2	
	XOR.L #xx:32, ERd	L	6							ERd32⊕#xx:32 → ERd32	— —	↑	↑	0	—	—	6	
	XOR.L ERs, ERd	L		4						ERd32⊕ERs32 → ERd32	— —	↑	↑	0	—	—	4	
NOT	NOT.B Rd	B	2							¬ Rd8 → Rd8	— —	↑	↑	0	—	—	2	
	NOT.W Rd	W		2						¬ Rd16 → Rd16	— —	↑	↑	0	—	—	2	
	NOT.L ERd	L	2							¬ Rd32 → Rd32	— —	↑	↑	0	—	—	2	

Product Classification		Product Code	Model Marking	Package Code	
H8/3692	Mask ROM version	Standard product	HD6433692H	HD6433692(***)H	QFP-64 (FP-64A)
			HD6433692FP	HD6433692(***)FP	LQFP-64 (FP-64E)
			HD6433692FX	HD6433692(***)FX	LQFP-48 (FP-48F)
			HD6433692FY	HD6433692(***)FY	LQFP-48 (FP-48B)
			HD6433692FT	HD6433692(***)FT	QFN-48(TNP-48)
	Product with POR & LVDC	Product with POR & LVDC	HD6433692GH	HD6433692G(***)H	QFP-64 (FP-64A)
			HD6433692GFP	HD6433692G(***)FP	LQFP-64 (FP-64E)
			HD6433692GFX	HD6433692G(***)FX	LQFP-48 (FP-48F)
			HD6433692GFY	HD6433692G(***)FY	LQFP-48 (FP-48B)
			HD6433692GFT	HD6433692G(***)FT	QFN-48(TNP-48)
H8/3691	Mask ROM version	Standard product	HD6433691H	HD6433691(***)H	QFP-64 (FP-64A)
			HD6433691FP	HD6433691(***)FP	LQFP-64 (FP-64E)
			HD6433691FX	HD6433691(***)FX	LQFP-48 (FP-48F)
			HD6433691FY	HD6433691(***)FY	LQFP-48 (FP-48B)
			HD6433691FT	HD6433691(***)FT	QFN-48(TNP-48)
	Product with POR & LVDC	Product with POR & LVDC	HD6433691GH	HD6433691G(***)H	QFP-64 (FP-64A)
			HD6433691GFP	HD6433691G(***)FP	LQFP-64 (FP-64E)
			HD6433691GFX	HD6433691G(***)FX	LQFP-48 (FP-48F)
			HD6433691GFY	HD6433691G(***)FY	LQFP-48 (FP-48B)
			HD6433691GFT	HD6433691G(***)FT	QFN-48(TNP-48)
H8/3690	Mask ROM version	Standard product	HD6433690H	HD6433690(***)H	QFP-64 (FP-64A)
			HD6433690FP	HD6433690(***)FP	LQFP-64 (FP-64E)
			HD6433690FX	HD6433690(***)FX	LQFP-48 (FP-48F)
			HD6433690FY	HD6433690(***)FY	LQFP-48 (FP-48B)
			HD6433690FT	HD6433690(***)FT	QFN-48(TNP-48)
	Product with POR & LVDC	Product with POR & LVDC	HD6433690GH	HD6433690G(***)H	QFP-64 (FP-64A)
			HD6433690GFP	HD6433690G(***)FP	LQFP-64 (FP-64E)
			HD6433690GFX	HD6433690G(***)FX	LQFP-48 (FP-48F)
			HD6433690GFY	HD6433690G(***)FY	LQFP-48 (FP-48B)
			HD6433690GFT	HD6433690G(***)FT	QFN-48(TNP-48)






Figure D.4 FP-48B Package Dimensions

Item	Page	Revision (See Manual for Details)						
Section 5 Clock Pulse Generators	70	 <p>$C_1 = C_2 = 10 \text{ to } 22 \text{ pF}$</p>						
Figure 5.3 Typical Connection to Crystal Resonator								
Figure 5.5 Typical Connection to Ceramic Resonator	71	 <p>$C_1 = 5 \text{ to } 30 \text{ pF}$ $C_2 = 5 \text{ to } 30 \text{ pF}$</p>						
Section 6 Power-Down Modes	76	<table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>3</td> <td>NESEL</td> <td> <p>Noise Elimination Sampling Frequency Select</p> <p>The subclock pulse generator generates the watch clock signal (ϕ_w) and the system clock pulse generator generates the oscillator clock (ϕ_{osc}). This bit selects the sampling frequency of the oscillator clock when the watch clock signal (ϕ_w) is sampled. When $\phi_{osc} = 4$ to 20 MHz, clear NESEL to 0.</p> </td> </tr> </tbody> </table>	Bit	Bit Name	Description	3	NESEL	<p>Noise Elimination Sampling Frequency Select</p> <p>The subclock pulse generator generates the watch clock signal (ϕ_w) and the system clock pulse generator generates the oscillator clock (ϕ_{osc}). This bit selects the sampling frequency of the oscillator clock when the watch clock signal (ϕ_w) is sampled. When $\phi_{osc} = 4$ to 20 MHz, clear NESEL to 0.</p>
Bit	Bit Name	Description						
3	NESEL	<p>Noise Elimination Sampling Frequency Select</p> <p>The subclock pulse generator generates the watch clock signal (ϕ_w) and the system clock pulse generator generates the oscillator clock (ϕ_{osc}). This bit selects the sampling frequency of the oscillator clock when the watch clock signal (ϕ_w) is sampled. When $\phi_{osc} = 4$ to 20 MHz, clear NESEL to 0.</p>						
6.1.1 System Control Register 1 (SYSCR1)								
Section 8 RAM	107	Note: * When the E7 or E8 is used, area H'F780 to H'FB7F must not be accessed.						
Section 13 Watchdog Timer	184	<table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>4</td> <td>TCSRWE</td> <td>Timer Control/Status Register WD Write Enable</td> </tr> </tbody> </table>	Bit	Bit Name	Description	4	TCSRWE	Timer Control/Status Register WD Write Enable
Bit	Bit Name	Description						
4	TCSRWE	Timer Control/Status Register WD Write Enable						
13.2.1 Timer Control/Status Register WD (TCSRWD)								