E·XFL

Renesas - HD64F3694GFPV Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	H8/300H
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, SCI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	29
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b SAR
Oscillator Type	External, Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f3694gfpv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Bit	Bit Name	Initial Value	R/W	Description			
7	I	1	R/W	Interrupt Mask Bit			
				Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence.			
6	UI	Undefined	R/W	User Bit			
				Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.			
5	Н	Undefined	R/W	Half-Carry Flag			
				When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.			
4	U	Undefined	R/W	User Bit			
				Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.			
3	Ν	Undefined	R/W	Negative Flag			
				Stores the value of the most significant bit of data as a sign bit.			
2	Z	Undefined	R/W	Zero Flag			
				Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.			
1	V	Undefined	R/W	Overflow Flag			
				Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.			
0	С	Undefined	R/W	Carry Flag			
				Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:			
				Add instructions, to indicate a carry			
				Subtract instructions, to indicate a borrow			
				Shift and rotate instructions, to indicate a carry			
				The carry flag is also used as a bit accumulator by bit manipulation instructions.			



SSBY	SMSEL	LSON	SLEEP Instruction Execution	Transition Mode due to Interrupt
0	0	0	Sleep mode	Active mode
		1		Subactive mode
	1	0	Subsleep mode	Active mode
		1		Subactive mode
1	Х	Х	Standby mode	Active mode
Х	0*	0	Active mode (direct transition)	_
Х	Х	1	Subactive mode (direct transition)	_
_	SSBY 0 1 X X	SSBY SMSEL 0 0 1 1 1 X X 0* X X	SSBY SMSEL LSON 0 0 0 1 1 0 1 0 1 1 X X X 0* 0 X X 1	SSBY SMSEL LSON SLEEP Instruction Execution 0 0 0 Execution 1 1 Subsleep mode 1 1 Subsleep mode 1 1 Standby mode X 0* 0 Active mode (direct transition) X X 1 Subactive mode (direct transition)

Table 6.2 Transition Mode after SLEEP Instruction Execution and Interrupt Handling

Legend: X : Don't care.

* When a state transition is performed while SMSEL is 1, timer V, SCI3, and the A/D converter are reset, and all registers are set to their initial values. To use these functions after entering active mode, reset the registers.



Bit	Bit Name	Initial Value	R/W	Description
0	Р	0	R/W	Program
				When this bit is set to 1, and while the SWE=1 and PSU=1 bits are 1, the flash memory changes to program mode. When it is cleared to 0, program mode is cancelled.

7.2.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.

Bit	Bit Name	Initial Value	R/W	Description
7	FLER	0	R	Flash Memory Error
				Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-protection state.
				See 7.5.3, Error Protection, for details.
6 to 0	_	All 0	_	Reserved
				These bits are always read as 0.



12.2 Input/Output Pins

Table 12.2 summarizes the timer W pins.

Table 12.2 Pin Configuration

Name	Abbreviation	Input/Output	Function
External clock input	FTCI	Input	External clock input pin
Input capture/output compare A	FTIOA	Input/output	Output pin for GRA output compare or input pin for GRA input capture
Input capture/output compare B	FTIOB	Input/output	Output pin for GRB output compare, input pin for GRB input capture, or PWM output pin in PWM mode
Input capture/output compare C	FTIOC	Input/output	Output pin for GRC output compare, input pin for GRC input capture, or PWM output pin in PWM mode
Input capture/output compare D	FTIOD	Input/output	Output pin for GRD output compare, input pin for GRD input capture, or PWM output pin in PWM mode

12.3 Register Descriptions

The timer W has the following registers.

- Timer mode register W (TMRW)
- Timer control register W (TCRW)
- Timer interrupt enable register W (TIERW)
- Timer status register W (TSRW)
- Timer I/O control register 0 (TIOR0)
- Timer I/O control register 1 (TIOR1)
- Timer counter (TCNT)
- General register A (GRA)
- General register B (GRB)
- General register C (GRC)
- General register D (GRD)



Figure 12.25 Internal Clock Switching and TCNT Operation



Bit	Bit Name	Initial Value	R/W	Description			
3	PER	0	R/W	Parity Error			
				[Setting condition]			
				When a parity error is generated during reception			
				[Clearing condition]			
				• When 0 is written to PER after reading PER = 1			
2	TEND	1	R	Transmit End			
				[Setting conditions]			
				• When the TE bit in SCR3 is 0			
				• When TDRE = 1 at transmission of the last bit of a 1-			
				byte serial transmit character			
				[Clearing conditions]			
				 When 0 is written to TEND after reading TEND = 1 			
				When the transmit data is written to TDR			
1	MPBR	0	R	Multiprocessor Bit Receive			
				MPBR stores the multiprocessor bit in the receive			
				its previous state is retained.			
0	MPBT	0	R/W	Multiprocessor Bit Transfer			
				MPBT stores the multiprocessor bit to be added to the transmit character data.			



Table 14.5 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 14.8 shows a sample flowchart for serial data reception.

SSR Status Flag							
RDRF* OER FER PER		Receive Data	Receive Error Type				
1	1	0	0	Lost	Overrun error		
0	0	1	0	Transferred to RDR	Framing error		
0	0	0	1	Transferred to RDR	Parity error		
1	1	1	0	Lost	Overrun error + framing error		
1	1	0	1	Lost	Overrun error + parity error		
0	0	1	1	Transferred to RDR	Framing error + parity error		
1	1	1	1	Lost	Overrun error + framing error + parity error		

Table 14.5 SSR Status Flags and Receive Data Handling

Note: * The RDRF flag retains the state it had before data reception.





Figure 14.11 Sample Serial Transmission Flowchart (Clocked Synchronous Mode)







14.6.1 Multiprocessor Serial Data Transmission

Figure 14.16 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI3 operations are the same as those in asynchronous mode.

Bit	Rit Name	Initial Value	R/W	Description	
1		0	B/W	No Acknowledge Detection Flag	
4	NACI	0	11/ VV	[Setting condition]	
				 When no acknowledge is detected from the receive device in transmission while the ACKE bit in ICIER is 1 	
				[Clearing condition]	
				• When 0 is written in NACKF after reading NACKF = 1	
3	STOP	0	R/W	Stop Condition Detection Flag	
				[Setting conditions]	
				In master mode, when a stop condition is detected after frame transfer	
				• In slave mode, when a stop condition is detected after the general call address or the first byte slave address, next to detection of start condition, accords with the address set in SAR	
				[Clearing condition]	
				• When 0 is written in STOP after reading STOP = 1	

- R/\overline{W} : Indicates the direction of data transfer: from the slave device to the master device when R/\overline{W} is 1, or from the master device to the slave device when R/\overline{W} is 0.
- A: Acknowledge. The receive device drives SDA to low.
- DATA: Transfer data
- P: Stop condition. The master device drives SDA from low to high while SCL is high.

15.4.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, refer to figures 15.5 and 15.6. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV instruction. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and R/\overline{W}) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.





Figure 15.9 Slave Transmit Mode Operation Timing (1)

15.4.8 Example of Use

Flowcharts in respective modes that use the I²C bus interface are shown in figures 15.17 to 15.20.







Section 17 EEPROM

The H8/3694N has an on-chip 512-byte EEPROM. The block diagram of the EEPROM is shown in figure 17.1.

17.1 Features

• Two writing methods:

1-byte write

Page write: Page size 8 bytes

- Three reading methods: Current address read Random address read Sequential read
- Acknowledge polling possible
- Write cycle time:

10 ms (power supply voltage Vcc = 2.7 V or more)

- Write/Erase endurance: 10⁴ cycles/byte (byte write mode), 10⁵ cycles/page (page write mode)
- Data retention:

10 years after the write cycle of 10^4 cycles (page write mode)

• Interface with the CPU

I²C bus interface (complies with the standard of Philips Corporation)

Device code 1010

Sleep address code can be changed (initial value: 000)

The I²C bus is open to the outside, so the EEPROM can be directly accessed from the outside.



The initial value of the slave address code written in the EEPROM is H'00. It can be written in the range of H'00 to H'07. Be sure to write the data by the byte write method.

The next one bit of the slave address is the R/\overline{W} code. 0 is for a write and 1 is for a read.

The EEPROM turns to a standby state if the device code is not "1010" or slave address code doesn't coincide.

Table 17.2Slave Addresses

Bit	Bit name	Initial Value	Setting Value	Remarks
7	Device code D3	_	1	
6	Device code D2	_	0	
5	Device code D1	_	1	
4	Device code D0	_	0	
3	Slave address code A2	0	A2	The initial value can be changed
2	Slave address code A1	0	A1	The initial value can be changed
1	Slave address code A0	0	A0	The initial value can be changed



Figure 21.2 **RES** Low Width Timing



Figure 21.3 Input Timing



Figure 21.4 I²C Bus Interface Input/Output Timing

RENESAS

Appendix

		Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	Μ	N
Bcc	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
	BRA d:16(BT d:16)	2					2
	BRN d:16(BF d:16)	2					2
	BHI d:16	2					2
	BLS d:16	2					2
	BCC d:16(BHS d:16)	2					2
	BCS d:16(BLO d:16)	2					2
	BNE d:16	2					2
	BEQ d:16	2					2
	BVC d:16	2					2
	BVS d:16	2					2
	BPL d:16	2					2
	BMI d:16	2					2
	BGE d:16	2					2
	BLT d:16	2					2
	BGT d:16	2					2
	BLE d:16	2					2
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @ERd	2			2		
	BCLR #xx:3, @aa:8	2			2		
	BCLR Rn, Rd	1					
	BCLR Rn, @ERd	2			2		
	BCLR Rn, @aa:8	2			2		
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @ERd	2			1		
	BIAND #xx:3, @aa:8	2			1		
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @ERd	2			1		
	BILD #xx:3, @aa:8	2			1		



Figure D.4 FP-48B Package Dimensions

