



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	Н8/300Н
Core Size	16-Bit
Speed	20MHz
Connectivity	I²C, SCI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	29
Program Memory Size	32KB (32K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN
Supplier Device Package	48-VQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f3694gftv

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figures

Section 1	Overview	
Figure 1.1	Internal Block Diagram of H8/3694 Group of F-ZTAT TM and Mask-ROM Versions	54
Figure 1.2	Internal Block Diagram of H8/3694N (EEPROM Stacked Version)	5
Figure 1.3	Pin Arrangement of H8/3694 Group of F-ZTAT TM and Mask-ROM Versions	
	(FP-64E, FP-64A)	6
Figure 1.4	Pin Arrangement of H8/3694 Group of F-ZTAT TM and Mask-ROM Versions	7
Eigung 15	(FF-46F, FF-46B, INF-46).	/
Figure 1.5	Pin Arrangement of H8/3094N (EEPROM Stacked Version) (FP-04E)	ð
Section 2	CPU	
Figure 2.1	Memory Map (1)	. 14
Figure 2.1	Memory Map (2)	.15
Figure 2.1	Memory Map (3)	. 16
Figure 2.2	CPU Registers	.17
Figure 2.3	Usage of General Registers	. 18
Figure 2.4	Relationship between Stack Pointer and Stack Area	. 19
Figure 2.5	General Register Data Formats (1)	.21
Figure 2.5	General Register Data Formats (2)	. 22
Figure 2.6	Memory Data Formats	. 23
Figure 2.7	Instruction Formats	. 34
Figure 2.8	Branch Address Specification in Memory Indirect Mode	. 37
Figure 2.9	On-Chip Memory Access Cycle	.40
Figure 2.10	On-Chip Peripheral Module Access Cycle (3-State Access)	.41
Figure 2.11	CPU Operation States	. 42
Figure 2.12	State Transitions	.43
Figure 2.13	Example of Timer Configuration with Two Registers Allocated to Same Address.	.44
Section 3	Exception Handling	
Figure 3.1	Reset Sequence	. 58
Figure 3.2	Stack Status after Exception Handling	.60
Figure 3.3	Interrupt Sequence.	.61
Figure 3.4	Port Mode Register Setting and Interrupt Request Flag Clearing Procedure	. 62
Section 4	Address Break	
Figure 4.1	Block Diagram of Address Break	. 63
Figure 4.2	Address Break Interrupt Operation Example (1)	.67
Figure 4.2	Address Break Interrupt Operation Example (2)	.67

RENESAS

Section 5	Clock Pulse Generators	
Figure 5.1	Block Diagram of Clock Pulse Generators	69
Figure 5.2	Block Diagram of System Clock Generator	
Figure 5.3	Typical Connection to Crystal Resonator	70
Figure 5.4	Equivalent Circuit of Crystal Resonator	
Figure 5.5	Typical Connection to Ceramic Resonator	71
Figure 5.6	Example of External Clock Input	71
Figure 5.7	Block Diagram of Subclock Generator	72
Figure 5.8	Typical Connection to 32.768-kHz Crystal Resonator	72
Figure 5.9	Equivalent Circuit of 32.768-kHz Crystal Resonator	
Figure 5.10	Pin Connection when not Using Subclock	73
Figure 5.11	Example of Incorrect Board Design	74
Section 6	Power-Down Modes	
Figure 6.1	Mode Transition Diagram	
Section 7	DOM	
Eiguro 7.1	KUM Elesh Mamany Plack Configuration	00
Figure 7.1	Flash Metholy Block Configuration.	
Figure 7.2	Program/Drogram Varify Elouidhart	
Figure 7.5	Frogram/Frogram-Verify Flowchart	
rigule 7.4	Elase/Elase-Velity Flowchalt	
Section 9	I/O Ports	
Figure 9.1	Port 1 Pin Configuration	
Figure 9.2	Port 2 Pin Configuration	114
Figure 9.3	Port 5 Pin Configuration	117
Figure 9.4	Port 7 Pin Configuration	
Figure 9.5	Port 8 Pin Configuration	
Figure 9.6	Port B Pin Configuration	
Section 10	Timer A	
Figure 10.1	Block Diagram of Timer A	
Section 11	Timer V	
Figure 11.1	Block Diagram of Timer V	
Figure 11.2	Increment Timing with Internal Clock	
Figure 11.3	Increment Timing with External Clock	
Figure 11.4	OVF Set Timing	
Figure 11 5	CMFA and CMFB Set Timing	
Figure 11.6	TMOV Output Timing	
Figure 11.7	Clear Timing by Compare Match	
Figure 11.8	Clear Timing by TMRIV Input	147





Figure 1.4 Pin Arrangement of H8/3694 Group of F-ZTAT[™] and Mask-ROM Versions (FP-48F, FP-48B, TNP-48)



General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shows the relationship between stack pointer and the stack area.



Figure 2.4 Relationship between Stack Pointer and Stack Area

2.2.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized when the start address is loaded by the vector address generated during reset exception-handling sequence.

2.2.3 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initialized to 1 by reset exception-handling sequence, but other bits are not initialized.

Some instructions leave flag bits unchanged. Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List.



Instructi	on Size*	Function
AND	B/W/L	$Rd \wedge Rs \rightarrow Rd$, $Rd \wedge \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.
OR	B/W/L	$Rd \lor Rs \rightarrow Rd$, $Rd \lor \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data.
XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd$, $Rd \oplus #IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	B/W/L	\neg (Rd) \rightarrow (Rd) Takes the one's complement (logical complement) of general register contents.
Note: *	Refers to the	operand size.
	B: Byte	
	W: Word	
	L: Longword	

Table 2.4 Logic Operations Instructions

Table 2.5Shift Instructions

Instructio	n Size*	Function
SHAL SHAR	B/W/L	Rd (shift) \rightarrow Rd Performs an arithmetic shift on general register contents.
SHLL SHLR	B/W/L	Rd (shift) \rightarrow Rd Performs a logical shift on general register contents.
ROTL ROTR	B/W/L	Rd (rotate) \rightarrow Rd Rotates general register contents.
ROTXL ROTXR	B/W/L	Rd (rotate) \rightarrow Rd Rotates general register contents through the carry flag.
Note: *	Refers to the	operand size.

B: Byte

W: Word

L: Longword

2.7 CPU States

There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active mode and subactive mode. For the program halt state there are a sleep mode, standby mode, and sub-sleep mode. These states are shown in figure 2.11. Figure 2.12 shows the state transitions. For details on program execution state and program halt state, refer to section 6, Power-Down Modes. For details on exception processing, refer to section 3, Exception Handling.



Figure 2.11 CPU Operation States

RENESAS

ſ	H'0000	H'0001	H'0002	← Programming unit: 128 bytes →	H'007F
Erase unit	H'0080	H'0081	H'0082		H'00FF
1kbyte					, , , ,
-	H'0380	H'0381	H'0382		H'03FF
	H'0400	H'0401	H'0402	← Programming unit: 128 bytes →	H'047F
Erase unit	H'0480	H'0481	H'0481		H'04FF
1kbyte					
ŀ	H'0780	H'0781	H'0782		H'07FF
[H'0800	H'0801	H'0802	← Programming unit: 128 bytes →	H'087F
Erase unit	H'0880	H'0881	H'0882		H'08FF
1kbyte					
-	H'0B80	H'0B81	H'0B82		H'0BFF
	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C7F
Erase unit	H'0C80	H'0C81	H'0C82		H'0CFF
1kbyte					1 1 1 1
-	H'0F80	H'0F81	H'0F82		H'0FFF
[H'1000	H'1001	H'1002	 Programming unit: 128 bytes 	H'107F
Erase unit	H'1080	H'1081	H'1082		H'10FF
28 kbytes					
	H'7F80	H'7F81	H'7F82		H'7FFF

Figure 7.1 Flash Memory Block Configuration

7.2 **Register Descriptions**

The flash memory has the following registers.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- Flash memory power control register (FLPWCR)
- Flash memory enable register (FENR)

P15/IRQ1 pin

Register	PMR1	PCR1	
Bit Name	IRQ1	PCR15	Pin Function
Setting value	0	0	P15 input pin
		1	P15 output pin
	1	Х	IRQ1 input pin

Legend: X: Don't care.

P14/IRQ0 pin

Register	PMR1	PCR1	
Bit Name	IRQ0	PCR14	Pin Function
Setting value	0	0	P14 input pin
		1	P14 output pin
	1	Х	IRQ0 input pin

Legend: X: Don't care.

P12 pin

Register	PCR1	
Bit Name	PCR12	Pin Function
Setting value	0	P12 input pin
	1	P12 output pin

P11 pin

Register	PCR1	
Bit Name	PCR11	Pin Function
Setting value	0	P11 input pin
	1	P11 output pin



Section 14 Serial Communication Interface 3 (SCI3)

Serial Communication Interface 3 (SCI3) can handle both asynchronous and clocked synchronous serial communication. In the asynchronous method, serial data communication can be carried out using standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function).

Figure 14.1 shows a block diagram of the SCI3.

14.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock source.
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and parity error.

Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in the case of a framing error

Clocked synchronous mode

- Data length: 8 bits
- Receive error detection: Overrun errors detected

SCI0010A_000020020200





- Read SSR and check that the TDRE flag is set to 1, set the MPBT bit in SSR to 0 or 1, then write transmit data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.
- [2] To continue serial transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.
- [3] To output a break in serial transmission, set the port PCR to 1, clear PDR to 0, then clear the TE bit in SCR3 to 0.

Figure 14.16 Sample Multiprocessor Serial Transmission Flowchart



- R/\overline{W} : Indicates the direction of data transfer: from the slave device to the master device when R/\overline{W} is 1, or from the master device to the slave device when R/\overline{W} is 0.
- A: Acknowledge. The receive device drives SDA to low.
- DATA: Transfer data
- P: Stop condition. The master device drives SDA from low to high while SCL is high.

15.4.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, refer to figures 15.5 and 15.6. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV instruction. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and R/\overline{W}) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.



		CKS = 0				CKS = 1		
Item	Symbol	Min	Тур	Max	Min	Тур	Max	
A/D conversion start delay time	t _D	6	—	9	4	_	5	
Input sampling time	t _{spl}	_	31	_	_	15	_	
A/D conversion time	t _{conv}	131	_	134	69	_	70	

Table 16.3 A/D Conversion Time (Single Mode)

Note: All values represent the number of states.

16.4.4 External Trigger Input Timing

A/D conversion can also be started by an external trigger input. When the TRGE bit in ADCR is set to 1, external trigger input is enabled at the $\overline{\text{ADTRG}}$ pin. A falling edge at the $\overline{\text{ADTRG}}$ input pin sets the ADST bit in ADCSR to 1, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure 16.3 shows the timing.



Figure 16.3 External Trigger Input Timing



16.6 Usage Notes

16.6.1 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion accuracy is guaranteed for an input signal for which the signal source impedance is 5 k Ω or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 5 k Ω , charging may be insufficient and it may not be possible to guarantee A/D conversion accuracy. However, for A/D conversion in single mode with a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 k Ω , and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/µs or greater) (see figure 16.6). When converting a high-speed analog signal or converting in scan mode, a low-impedance buffer should be inserted.

16.6.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the mounting board.



Figure 16.6 Analog Input Circuit Example

17.4.4 Stop Condition

A low-to-high transition of the SDA input with the SCL input high is needed to generate the stop condition for stopping read, write operation.

The standby operation starts after a read sequence by a stop condition. In the case of write operation, a stop condition terminates the write data inputs and place the device in an internally-timed write cycle to the memories. After the internally-timed write cycle (t_{wc}) which is specified as t_{wc} , the device enters a standby mode.

17.4.5 Acknowledge

All address data and serial data such as read data and write data are transmitted to and from in 8bit unit. The acknowledgement is the signal that indicates that this 8-bit data is normally transmitted to and from.

In the write operation, EEPROM sends "0" to acknowledge in the ninth cycle after receiving the data. In the read operation, EEPROM sends a read data following the acknowledgement after receiving the data. After sending read data, the EEPROM enters the bus open state. If the EEPROM receives "0" as an acknowledgement, it sends read data of the next address. If the EEPROM does not receive acknowledgement "0" and receives a following stop condition, it stops the read operation and enters a standby mode. If the EEPROM receives neither acknowledgement "0" nor a stop condition, the EEPROM keeps bus open without sending read data.

17.4.6 Slave Addressing

The EEPROM device receives a 7-bit slave address and a 1-bit R/\overline{W} code following the generation of the start conditions. The EEPROM enables the chip for a read or a write operation with this operation.

The slave address consists of a former 4-bit device code and latter 3-bit slave address as shown in table 17.2. The device code is used to distinguish device type and this LSI uses "1010" fixed code in the same manner as in a general-purpose EEPROM. The slave address code selects one device out of all devices with device code 1010 (8 devices in maximum) which are connected to the I^2C bus. This means that the device is selected if the inputted slave address code received in the order of A2, A1, A0 is equal to the corresponding slave address reference register (ESAR).

The slave address code is stored in the address H'FF09 in the EEPROM. It is transferred to ESAR from the slave address register in the memory array during 10 ms after the reset is released. An access to the EEPROM is not allowed during transfer.



Section 19 Power Supply Circuit

This LSI incorporates an internal power supply step-down circuit. Use of this circuit enables the internal power supply to be fixed at a constant level of approximately 3.0 V, independently of the voltage of the power supply connected to the external V_{cc} pin. As a result, the current consumed when an external power supply is used at 3.0 V or above can be held down to virtually the same low level as when used at approximately 3.0 V. If the external power supply is 3.0 V or below, the internal voltage will be practically the same as the external voltage. It is, of course, also possible to use the same level of external power supply voltage and internal power supply voltage without using the internal power supply step-down circuit.

19.1 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the V_{cc} pin, and connect a capacitance of approximately 0.1 μ F between V_{cc} and V_{ss} , as shown in figure 19.1. The internal step-down circuit is made effective simply by adding this external circuit. In the external circuit interface, the external power supply voltage connected to V_{cc} and the GND potential connected to V_{ss} are the reference levels. For example, for port input/output levels, the V_{cc} level is the reference for the high level, and the V_{ss} level is that for the low level. The A/D converter analog power supply is not affected by the internal step-down circuit.



Figure 19.1 Power Supply Connection when Internal Step-Down Circuit is Used

RENESAS

Register Name	Abbre- viation	Bit No	Address	Module Name	Data Bus Width	Access State
A/D data register B	ADDRB	16	H'FFB2	A/D converter	8	3
A/D data register C	ADDRC	16	H'FFB4	A/D converter	8	3
A/D data register D	ADDRD	16	H'FFB6	A/D converter	8	3
A/D control/status register	ADCSR	8	H'FFB8	A/D converter	8	3
A/D control register	ADCR	8	H'FFB9	A/D converter	8	3
_	_	_	H'FFBA to H'FFBF	_	_	_
Timer control/status register WD	TCSRW D	8	H'FFC0	WDT* ³	8	2
Timer counter WD	TCWD	8	H'FFC1	WDT* ³	8	2
Timer mode register WD	TMWD	8	H'FFC2	WDT* ³	8	2
_	_	_	H'FFC3	_	_	_
_	_	_	H'FFC4 to H'FFC7	—	_	_
Address break control register	ABRKCR	8	H'FFC8	Address break	8	2
Address break status register	ABRKSR	8	H'FFC9	Address break	8	2
Break address register H	BARH	8	H'FFCA	Address break	8	2
Break address register L	BARL	8	H'FFCB	Address break	8	2
Break data register H	BDRH	8	H'FFCC	Address break	8	2
Break data register L	BDRL	8	H'FFCD	Address break	8	2
_	_	—	H'FFCE, H'FFCF	_	_	_

		Applicable			Value		Reference			
ltem	Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure		
Input pin high width	t _{in}	NMI, IRQ0 to IRQ3, WKP0 to WKP5, TMCIV, TMRIV, TRGV, ADTRG, FTCI, FTIOA to FTIOD		2			t _{cyc} t _{subcyc}	Figure 21.3		
Input pin Iow width	ţ,	NMI, IRQ0 to IRQ3, WKP0 to WKP5, TMCIV, TMRIV, TRGV, ADTRG, FTCI, FTIOA to FTIOD		2			t _{cyc} t _{subcyc}	_		

Notes: 1 When an external clock is input, the minimum system clock oscillation frequency is 1.0 MHz.

2. Determined by MA2, MA1, MA0, SA1, and SA0 of system control register 2 (SYSCR2).



Mnemonic		perand Size	Addressing Mode and Instruction Length (bytes))								No. of States ^{*1}		
			x	L	0ERn	@(d, ERn)	0-ERn/@ERn+	laa	@(d, PC)	0 @ aa		Operation	Condition Code						ormal	dvanced	
		0	#	~	ø	ø		٩	•	0				н	N	z	V	C	z	∢	
BLD	BLD #xx:3, @ERd	В			4							$(\#xx:3 \text{ of } @ERd) \rightarrow C$	-	-	-	-	-	\$	6	3	
	BLD #xx:3, @aa:8	В						4				(#xx:3 of @aa:8) \rightarrow C		—	-	-	-	€	6		
BILD	BILD #xx:3, Rd	В		2								\neg (#xx:3 of Rd8) \rightarrow C	—	—	-	-	-	↕	2		
	BILD #xx:3, @ERd	В			4							¬ (#xx:3 of @ERd) → C	—	—	—	-	—	↕	6		
	BILD #xx:3, @aa:8	В						4				¬ (#xx:3 of @aa:8) → C	—	—	—	-	-	\updownarrow	6	ò	
BST	BST #xx:3, Rd	В		2								$C \rightarrow (\#xx:3 \text{ of } Rd8)$	—	—	—	-	-	—	2		
	BST #xx:3, @ERd	В			4							$C \rightarrow (\#xx:3 \text{ of } @ERd24)$	—	—	—	-	-	—	8	3	
	BST #xx:3, @aa:8	В						4				$C \rightarrow (\#xx:3 \text{ of } @aa:8)$	—	—	—	-	-	—	8	3	
BIST	BIST #xx:3, Rd	В		2								$\neg C \rightarrow (\#xx:3 \text{ of } Rd8)$	—	—	—	—	-	-	- 2		
	BIST #xx:3, @ERd	В			4							$\neg C \rightarrow (\#xx:3 \text{ of } @ERd24)$	—	—	—	—	—	—	5	3	
	BIST #xx:3, @aa:8	В						4				$\neg C \rightarrow (\#xx:3 \text{ of } @aa:8)$	—	—	—	—	—	—	6	3	
BAND	BAND #xx:3, Rd	В		2								$C \land (\#xx:3 \text{ of } Rd8) \rightarrow C$	—	—	_	_	—	\$	2	2	
	BAND #xx:3, @ERd	В			4							$C_{\wedge}(\#xx:3 \text{ of } @ERd24) \rightarrow C$	—	—	—	—	↓ 6		3		
	BAND #xx:3, @aa:8	В						4				$C_{\wedge}(\#xx:3 \text{ of } @aa:8) \rightarrow C$	_	—	_	_	—	\$	E	3	
BIAND	BIAND #xx:3, Rd	В		2								$C \land \neg$ (#xx:3 of Rd8) $\rightarrow C$	—	—	_	_	—	\$	2		
	BIAND #xx:3, @ERd	В			4							$C \land \neg$ (#xx:3 of @ERd24) \rightarrow C	—	—	_	_	—	\$	e	3	
	BIAND #xx:3, @aa:8	В						4				$C \land \neg$ (#xx:3 of @aa:8) \rightarrow C	—	_	_	_	—	\$	6	3	
BOR	BOR #xx:3, Rd	В		2								C∨(#xx:3 of Rd8) → C		—	_	_	-	\$	2		
	BOR #xx:3, @ERd	в			4							$C \lor (\#xx:3 \text{ of } @ERd24) \rightarrow C$	_	_	_	_	-	\$	e	3	
	BOR #xx:3, @aa:8	в						4				C∨(#xx:3 of @aa:8) → C	_	_	_	_	-	\$	e	3	
BIOR	BIOR #xx:3, Rd	в		2								C∨ ¬ (#xx:3 of Rd8) → C	_	_	_	_	-	\$	2		
	BIOR #xx:3, @ERd	В			4							$C \lor \neg$ (#xx:3 of @ERd24) \rightarrow C		_	_	_	_	\$	e	3	
	BIOR #xx:3, @aa:8	В						4				$C \lor \neg$ (#xx:3 of @aa:8) $\rightarrow C$	_	_	_	_	—	\$	e	3	
BXOR	BXOR #xx:3, Rd	В		2								C⊕(#xx:3 of Rd8) \rightarrow C	_	_	_	_	—	\$	2		
	BXOR #xx:3, @ERd	В			4							C⊕(#xx:3 of @ERd24) \rightarrow C	_	_	_	_	_	\$	e	3	
	BXOR #xx:3, @aa:8	В						4				C⊕(#xx:3 of @aa:8) \rightarrow C	_	_	_	_	_	\$	e	3	
BIXOR	BIXOR #xx:3, Rd	В		2								C⊕ ¬ (#xx:3 of Rd8) \rightarrow C	_	_	_	_	_	1	2	2	
	BIXOR #xx:3. @ERd	В	-		4							$C \oplus \neg$ (#xx:3 of @ERd24) \rightarrow C	_	_	_	_	_	÷ ↑	F	6	
	BIXOR #xx:3, @aa:8	В						4				C⊕ ¬ (#xx:3 of @aa:8) → C	_	_	_	_	_	\$	e	3	





Figure B.8 Port 5 Block Diagram (P57, P56)*

Note: * This diagram is applied to the SCL and SDA pins in the H8/3694N.

Appendix





RENESAS

Rev.5.00 Nov. 02, 2005 Page 409 of 418 REJ09B0028-0500