

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	H8/300H
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SCI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	29
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b SAR
Oscillator Type	External, Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f3694gfyv">https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f3694gfyv</a>

Appendix D Package Dimensions .....	405
Appendix E EEPROM Stacked-Structure Cross-Sectional View .....	410
Main Revisions and Additions in this Edition.....	411
Index .....	415

## 1.2 Internal Block Diagram



**Figure 1.1 Internal Block Diagram of H8/3694 Group of F-ZTAT™ and Mask-ROM Versions**

**Table 2.7 Branch Instructions**

<b>Instruction</b>	<b>Size</b>	<b>Function</b>																																																			
Bcc*	—	Branches to a specified address if a specified condition is true. The branching conditions are listed below.																																																			
		<table border="1"> <thead> <tr> <th><b>Mnemonic</b></th> <th><b>Description</b></th> <th><b>Condition</b></th> </tr> </thead> <tbody> <tr> <td>BRA(BT)</td> <td>Always (true)</td> <td>Always</td> </tr> <tr> <td>BRN(BF)</td> <td>Never (false)</td> <td>Never</td> </tr> <tr> <td>BHI</td> <td>High</td> <td><math>C \vee Z = 0</math></td> </tr> <tr> <td>BLS</td> <td>Low or same</td> <td><math>C \vee Z = 1</math></td> </tr> <tr> <td>BCC(BHS)</td> <td>Carry clear (high or same)</td> <td><math>C = 0</math></td> </tr> <tr> <td>BCS(BLO)</td> <td>Carry set (low)</td> <td><math>C = 1</math></td> </tr> <tr> <td>BNE</td> <td>Not equal</td> <td><math>Z = 0</math></td> </tr> <tr> <td>BEQ</td> <td>Equal</td> <td><math>Z = 1</math></td> </tr> <tr> <td>BVC</td> <td>Overflow clear</td> <td><math>V = 0</math></td> </tr> <tr> <td>BVS</td> <td>Overflow set</td> <td><math>V = 1</math></td> </tr> <tr> <td>BPL</td> <td>Plus</td> <td><math>N = 0</math></td> </tr> <tr> <td>BMI</td> <td>Minus</td> <td><math>N = 1</math></td> </tr> <tr> <td>BGE</td> <td>Greater or equal</td> <td><math>N \oplus V = 0</math></td> </tr> <tr> <td>BLT</td> <td>Less than</td> <td><math>N \oplus V = 1</math></td> </tr> <tr> <td>BGT</td> <td>Greater than</td> <td><math>Z \vee (N \oplus V) = 0</math></td> </tr> <tr> <td>BLE</td> <td>Less or equal</td> <td><math>Z \vee (N \oplus V) = 1</math></td> </tr> </tbody> </table>	<b>Mnemonic</b>	<b>Description</b>	<b>Condition</b>	BRA(BT)	Always (true)	Always	BRN(BF)	Never (false)	Never	BHI	High	$C \vee Z = 0$	BLS	Low or same	$C \vee Z = 1$	BCC(BHS)	Carry clear (high or same)	$C = 0$	BCS(BLO)	Carry set (low)	$C = 1$	BNE	Not equal	$Z = 0$	BEQ	Equal	$Z = 1$	BVC	Overflow clear	$V = 0$	BVS	Overflow set	$V = 1$	BPL	Plus	$N = 0$	BMI	Minus	$N = 1$	BGE	Greater or equal	$N \oplus V = 0$	BLT	Less than	$N \oplus V = 1$	BGT	Greater than	$Z \vee (N \oplus V) = 0$	BLE	Less or equal	$Z \vee (N \oplus V) = 1$
<b>Mnemonic</b>	<b>Description</b>	<b>Condition</b>																																																			
BRA(BT)	Always (true)	Always																																																			
BRN(BF)	Never (false)	Never																																																			
BHI	High	$C \vee Z = 0$																																																			
BLS	Low or same	$C \vee Z = 1$																																																			
BCC(BHS)	Carry clear (high or same)	$C = 0$																																																			
BCS(BLO)	Carry set (low)	$C = 1$																																																			
BNE	Not equal	$Z = 0$																																																			
BEQ	Equal	$Z = 1$																																																			
BVC	Overflow clear	$V = 0$																																																			
BVS	Overflow set	$V = 1$																																																			
BPL	Plus	$N = 0$																																																			
BMI	Minus	$N = 1$																																																			
BGE	Greater or equal	$N \oplus V = 0$																																																			
BLT	Less than	$N \oplus V = 1$																																																			
BGT	Greater than	$Z \vee (N \oplus V) = 0$																																																			
BLE	Less or equal	$Z \vee (N \oplus V) = 1$																																																			
JMP	—	Branches unconditionally to a specified address.																																																			
BSR	—	Branches to a subroutine at a specified address.																																																			
JSR	—	Branches to a subroutine at a specified address.																																																			
RTS	—	Returns from a subroutine																																																			

Note : \* Bcc is the general name for conditional branch instructions.

- **Register indirect with pre-decrement—@-ERn**  
The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the lower 24 bits of the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even.

### **Absolute Address—@aa:8, @aa:16, @aa:24**

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24)

For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space.

The access ranges of absolute addresses for the group of this LSI are those shown in table 2.11, because the upper 8 bits are ignored.

**Table 2.11 Absolute Address Access Ranges**

<b>Absolute Address</b>	<b>Access Range</b>
8 bits (@aa:8)	H'FF00 to H'FFFF
16 bits (@aa:16)	H'0000 to H'FFFF
24 bits (@aa:24)	H'0000 to H'FFFF

### **Immediate—#xx:8, #xx:16, or #xx:32**

The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

### **Program-Counter Relative—@(d:8, PC) or @(d:16, PC)**


This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction,

## Section 9 I/O Ports

The group of this LSI has twenty-nine general I/O ports (twenty-seven general I/O ports in the H8/3694N) and eight general input-only ports. Port 8 is a large current port, which can drive 20 mA (@ $V_{OL} = 1.5$  V) when a low level signal is output. Any of these ports can become an input port immediately after a reset. They can also be used as I/O pins of the on-chip peripheral modules or external interrupt input pins, and these functions can be switched depending on the register settings. The registers for selecting these functions can be divided into two types: those included in I/O ports and those included in each on-chip peripheral module. General I/O ports are comprised of the port control register for controlling inputs/outputs and the port data register for storing output data and can select inputs/outputs in bit units. For functions in each port, see appendix B.1, I/O Port Block Diagrams. For the execution of bit manipulation instructions to the port control register and port data register, see section 2.8.3, Bit Manipulation Instruction.

### 9.1 Port 1

Port 1 is a general I/O port also functioning as IRQ interrupt input pins, a timer A output pin, and a timer V input pin. Figure 9.1 shows its pin configuration.



**Figure 9.1 Port 1 Pin Configuration**

Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)

### 11.3.3 Timer Control Register V0 (TCRV0)


TCRV0 selects the input clock signals of TCNTV, specifies the clearing conditions of TCNTV, and controls each interrupt request.

Bit	Bit Name	Initial Value	R/W	Description
7	CMIEB	0	R/W	Compare Match Interrupt Enable B When this bit is set to 1, interrupt request from the CMFB bit in TCSRv is enabled.
6	CMIEA	0	R/W	Compare Match Interrupt Enable A When this bit is set to 1, interrupt request from the CMFA bit in TCSRv is enabled.
5	OVIE	0	R/W	Timer Overflow Interrupt Enable When this bit is set to 1, interrupt request from the OVF bit in TCSRv is enabled.
4	CCLR1	0	R/W	Counter Clear 1 and 0
3	CCLR0	0	R/W	These bits specify the clearing conditions of TCNTV. 00: Clearing is disabled 01: Cleared by compare match A 10: Cleared by compare match B 11: Cleared on the rising edge of the TMRIV pin. The operation of TCNTV after clearing depends on TRGE in TCRV1.
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	These bits select clock signals to input to TCNTV and the counting condition in combination with ICKS0 in TCRV1.
0	CKS0	0	R/W	Refer to table 11.2.

## 11.6 Usage Notes

The following types of contention or operation can occur in timer V operation.

1. Writing to registers is performed in the T3 state of a TCNTV write cycle. If a TCNTV clear signal is generated in the T3 state of a TCNTV write cycle, as shown in figure 11.11, clearing takes precedence and the write to the counter is not carried out. If counting-up is generated in the T3 state of a TCNTV write cycle, writing takes precedence.
2. If a compare match is generated in the T3 state of a TCORA or TCORB write cycle, the write to TCORA or TCORB takes precedence and the compare match signal is inhibited. Figure 11.12 shows the timing.
3. If compare matches A and B occur simultaneously, any conflict between the output selections for compare match A and compare match B is resolved by the following priority: toggle output > output 1 > output 0.
4. Depending on the timing, TCNTV may be incremented by a switch between different internal clock sources. When TCNTV is internally clocked, an increment pulse is generated from the falling edge of an internal clock signal, that is divided system clock ( $\phi$ ). Therefore, as shown in figure 11.3 the switch is from a high clock signal to a low clock signal, the switchover is seen as a falling edge, causing TCNTV to increment. TCNTV can also be incremented by a switch between internal and external clocks.



**Figure 11.11 Contention between TCNTV Write and Clear**




### 13.2.3 Timer Mode Register WD (TMWD)

TMWD selects the input clock.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	—	Reserved These bits are always read as 1.
3	CKS3	1	R/W	Clock Select 3 to 0
2	CKS2	1	R/W	Select the clock to be input to TCWD.
1	CKS1	1	R/W	1000: Internal clock: counts on $\phi/64$
0	CKS0	1	R/W	1001: Internal clock: counts on $\phi/128$ 1010: Internal clock: counts on $\phi/256$ 1011: Internal clock: counts on $\phi/512$ 1100: Internal clock: counts on $\phi/1024$ 1101: Internal clock: counts on $\phi/2048$ 1110: Internal clock: counts on $\phi/4096$ 1111: Internal clock: counts on $\phi/8192$ 0XXX: Internal oscillator For the internal oscillator overflow periods, see section 21, Electrical Characteristics.

Legend: X: Don't care.



**Figure 14.1 Block Diagram of SCI3**

Table 14.2 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)

Bit Rate (bits/s)	Operating Frequency $\phi$ (MHz)											
	2			2.097152			2.4576			3		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	141	0.03	1	148	-0.04	1	174	-0.26	1	212	0.03
150	1	103	0.16	1	108	0.21	1	127	0.00	1	155	0.16
300	0	207	0.16	0	217	0.21	0	255	0.00	1	77	0.16
600	0	103	0.16	0	108	0.21	0	127	0.00	0	155	0.16
1200	0	51	0.16	0	54	-0.70	0	63	0.00	0	77	0.16
2400	0	25	0.16	0	26	1.14	0	31	0.00	0	38	0.16
4800	0	12	0.16	0	13	-2.48	0	15	0.00	0	19	-2.34
9600	0	6	-6.99	0	6	-2.48	0	7	0.00	0	9	-2.34
19200	0	2	8.51	0	2	13.78	0	3	0.00	0	4	-2.34
31250	0	1	0.00	0	1	4.86	0	1	22.88	0	2	0.00
38400	0	1	-18.62	0	1	-14.67	0	1	0.00	—	—	—

Legend:

— : A setting is available but error occurs


Bit Rate (bits/s)	Operating Frequency $\phi$ (MHz)											
	3.6864			4			4.9152			5		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	64	0.70	2	70	0.03	2	86	0.31	2	88	-0.25
150	1	191	0.00	1	207	0.16	1	255	0.00	2	64	0.16
300	1	95	0.00	1	103	0.16	1	127	0.00	1	129	0.16
600	0	191	0.00	0	207	0.16	0	255	0.00	1	64	0.16
1200	0	95	0.00	0	103	0.16	0	127	0.00	0	129	0.16
2400	0	47	0.00	0	51	0.16	0	63	0.00	0	64	0.16
4800	0	23	0.00	0	25	0.16	0	31	0.00	0	32	-1.36
9600	0	11	0.00	0	12	0.16	0	15	0.00	0	15	1.73
19200	0	5	0.00	0	6	-6.99	0	7	0.00	0	7	1.73
31250	—	—	—	0	3	0.00	0	4	-1.70	0	4	0.00
38400	0	2	0.00	0	2	8.51	0	3	0.00	0	3	1.73

### 14.5.3 Serial Data Transmission

Figure 14.10 shows an example of SCI3 operation for transmission in clocked synchronous mode. In serial transmission, the SCI3 operates as described below.

1. The SCI3 monitors the TDRE flag in SSR, and if the flag is 0, the SCI recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR3 is set to 1 at this time, a transmit data empty interrupt (TXI) is generated.
3. 8-bit data is sent from the TxD pin synchronized with the output clock when output clock mode has been specified, and synchronized with the input clock when use of an external clock has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from the TXD pin.
4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the last bit. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.
7. The SCK3 pin is fixed high.

Figure 14.11 shows a sample flowchart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is set to 1. Make sure that the receive error flags are cleared to 0 before starting transmission.




**Figure 15.1 Block Diagram of I<sup>2</sup>C Bus Interface 2**

## Section 17 EEPROM

The H8/3694N has an on-chip 512-byte EEPROM. The block diagram of the EEPROM is shown in figure 17.1.

### 17.1 Features

- Two writing methods:
  - 1-byte write
  - Page write: Page size 8 bytes
- Three reading methods:
  - Current address read
  - Random address read
  - Sequential read
- Acknowledge polling possible
- Write cycle time:
  - 10 ms (power supply voltage  $V_{cc} = 2.7$  V or more)
- Write/Erase endurance:
  - $10^4$  cycles/byte (byte write mode),  $10^5$  cycles/page (page write mode)
- Data retention:
  - 10 years after the write cycle of  $10^4$  cycles (page write mode)
- Interface with the CPU
  - I<sup>2</sup>C bus interface (complies with the standard of Philips Corporation)
  - Device code 1010
  - Sleep address code can be changed (initial value: 000)
  - The I<sup>2</sup>C bus is open to the outside, so the EEPROM can be directly accessed from the outside.



**Figure 18.2 Operational Timing of Power-On Reset Circuit**

### 18.3.2 Low-Voltage Detection Circuit

#### LVDR (Reset by Low Voltage Detect) Circuit:

Figure 18.3 shows the timing of the LVDR function. The LVDR enters the module-standby state after a power-on reset is canceled. To operate the LVDR, set the LVDE bit in LVDCR to 1, wait for  $50\ \mu\text{s}$  ( $t_{\text{LVDRON}}$ ) until the reference voltage and the low-voltage-detection power supply have stabilized by a software timer, etc., then set the LVDRE bit in LVDCR to 1. After that, the output settings of ports must be made. To cancel the low-voltage detection circuit, first the LVDRE bit should be cleared to 0 and then the LVDE bit should be cleared to 0. The LVDE and LVDRE bits must not be cleared to 0 simultaneously because incorrect operation may occur.


When the power-supply voltage falls below the  $V_{\text{reset}}$  voltage (typ. = 2.3 V or 3.6 V), the LVDR clears the  $\overline{\text{LVDRES}}$  signal to 0, and resets the prescaler S. The low-voltage detection reset state remains in place until a power-on reset is generated. When the power-supply voltage rises above the  $V_{\text{reset}}$  voltage again, the prescaler S starts counting. It counts 131,072 clock ( $\phi$ ) cycles, and then releases the internal reset signal. In this case, the LVDE, LVDSEL, and LVDRE bits in LVDCR are not initialized.

Note that if the power supply voltage ( $V_{\text{cc}}$ ) falls below  $V_{\text{LVDRmin}} = 1.0\ \text{V}$  and then rises from that point, the low-voltage detection reset may not occur.

If the power supply voltage ( $V_{\text{cc}}$ ) falls below  $V_{\text{por}} = 100\ \text{mV}$ , a power-on reset occurs.

## 19.2 When Not Using Internal Power Supply Step-Down Circuit

When the internal power supply step-down circuit is not used, connect the external power supply to the  $V_{CL}$  pin and  $V_{CC}$  pin, as shown in figure 19.2. The external power supply is then input directly to the internal power supply. The permissible range for the power supply voltage is 3.0 V to 3.6 V. Operation cannot be guaranteed if a voltage outside this range (less than 3.0 V or more than 3.6 V) is input.



**Figure 19.2 Power Supply Connection when Internal Step-Down Circuit is Not Used**



## 21.2.4 A/D Converter Characteristics

Table 21.6 A/D Converter Characteristics

$V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$ , unless otherwise indicated.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure
				Min	Typ	Max		
Analog power supply voltage	$AV_{CC}$	$AV_{CC}$		3.3	$V_{CC}$	5.5	V	*1
Analog input voltage	$AV_{IN}$	AN0 to AN7		$V_{SS} - 0.3$	—	$AV_{CC} + 0.3$	V	
Analog power supply current	$AI_{OPE}$	$AV_{CC}$	$AV_{CC} = 5.0$ V $f_{OSC} = 20$ MHz	—	—	2.0	mA	
	$AI_{STOP1}$	$AV_{CC}$		—	50	—	$\mu\text{A}$	*2 Reference value
	$AI_{STOP2}$	$AV_{CC}$		—	—	5.0	$\mu\text{A}$	*3
Analog input capacitance	$C_{AIN}$	AN0 to AN7		—	—	30.0	pF	
Allowable signal source impedance	$R_{AIN}$	AN0 to AN7		—	—	5.0	k $\Omega$	
Resolution (data length)				10	10	10	bit	
Conversion time (single mode)			$AV_{CC} = 3.3$ to $5.5$ V	134	—	—	$t_{cyc}$	
Nonlinearity error				—	—	$\pm 7.5$	LSB	
Offset error				—	—	$\pm 7.5$	LSB	
Full-scale error				—	—	$\pm 7.5$	LSB	
Quantization error				—	—	$\pm 0.5$	LSB	
Absolute accuracy				—	—	$\pm 8.0$	LSB	
Conversion time (single mode)			$AV_{CC} = 4.0$ to $5.5$ V	70	—	—	$t_{cyc}$	
Nonlinearity error				—	—	$\pm 7.5$	LSB	
Offset error				—	—	$\pm 7.5$	LSB	
Full-scale error				—	—	$\pm 7.5$	LSB	
Quantization error				—	—	$\pm 0.5$	LSB	
Absolute accuracy				—	—	$\pm 8.0$	LSB	

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure
				Min	Typ	Max		
Conversion time (single mode)			$AV_{CC} = 4.0$ to $5.5$ V	134	—	—	$t_{cyc}$	
Nonlinearity error				—	—	$\pm 3.5$	LSB	
Offset error				—	—	$\pm 3.5$	LSB	
Full-scale error				—	—	$\pm 3.5$	LSB	
Quantization error				—	—	$\pm 0.5$	LSB	
Absolute accuracy				—	—	$\pm 4.0$	LSB	

- Notes: 1. Set  $AV_{CC} = V_{CC}$  when the A/D converter is not used.  
 2.  $AI_{STOP1}$  is the current in active and sleep modes while the A/D converter is idle.  
 3.  $AI_{STOP2}$  is the current at reset and in standby, subactive, and subsleep modes while the A/D converter is idle.

## 21.2.5 Watchdog Timer Characteristics


**Table 21.7 Watchdog Timer Characteristics**

$V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$ , unless otherwise indicated.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure
				Min	Typ	Max		
On-chip oscillator overflow time	$t_{OVF}$			0.2	0.4	—	s	*

Note: \* Shows the time to count from 0 to 255, at which point an internal reset is generated, when the internal oscillator is selected.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min	Typ	Max		
Output high voltage	$V_{OH}$	P10 to P12, P14 to P17, P20 to P22, P50 to P55, P74 to P76, P80 to P87	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $-I_{OH} = 1.5 \text{ mA}$	$V_{CC} - 1.0$	—	—	V	
			$-I_{OH} = 0.1 \text{ mA}$	$V_{CC} - 0.5$	—	—		
		P56, P57	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $-I_{OH} = 0.1 \text{ mA}$	$V_{CC} - 2.5$	—	—	V	
			$V_{CC} = 2.7 \text{ to } 4.0 \text{ V}$ $-I_{OH} = 0.1 \text{ mA}$	$V_{CC} - 2.0$	—	—		
Output low voltage	$V_{OL}$	P10 to P12, P14 to P17, P20 to P22, P50 to P57, P74 to P76	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	—	—	0.6	V	
			$I_{OL} = 0.4 \text{ mA}$	—	—	0.4		
		P80 to P87	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{OL} = 20.0 \text{ mA}$	—	—	1.5	V	
			$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{OL} = 10.0 \text{ mA}$	—	—	1.0		
			$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	—	—	0.4		
			$I_{OL} = 0.4 \text{ mA}$	—	—	0.4		
		SCL, SDA	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{OL} = 6.0 \text{ mA}$	—	—	0.6	V	
			$I_{OL} = 3.0 \text{ mA}$	—	—	0.4		
		Input/output leakage current	$ I_{IL} $	OSC1, $\overline{NMI}$ , WKP0 to WKP5, $\overline{IRQ0}$ to $\overline{IRQ3}$ , $\overline{ADTRG}$ , TRGV, TMRIV, TMCIV, FTCI, FTIOA to FTIOD, RXD, SCK3, SCL, SDA	$V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$	—	—	1.0
$V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$	—				—	1.0	$\mu\text{A}$	
$V_{IN} = 0.5 \text{ V to } (AV_{CC} - 0.5 \text{ V})$	—				—	1.0	$\mu\text{A}$	



**Figure B.11 Port 7 Block Diagram (P76)**

Item	Page	Revision (See Manual for Details)	Bit	Bit Name	Description																			
Section 15 I <sup>2</sup> C Bus Interface 2 (IIC2) 15.3.5 I <sup>2</sup> C Bus Status Register (ICSR)	242		3	STOP	Stop Condition Detection Flag [Setting conditions] <ul style="list-style-type: none"> <li>In master mode, when a stop condition is detected after frame transfer</li> <li>In slave mode, when a stop condition is detected after the general call address or the first byte slave address, next to detection of start condition, accords with the address set in SAR</li> </ul>																			
15.7 Usage Notes	264	Added																						
Section 16 A/D Converter 16.3.1 A/D Data Registers A to D (ADDRA to ADDRD)	268				Therefore byte access to ADDR should be done by reading the upper byte first then the lower one. Word access is also possible. ADDR is initialized to H'0000.																			
Section 18 Power-On Reset and Low-Voltage Detection Circuits (Optional)	290																							
Figure 18.1 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit																								
Section 21 Electrical Characteristics Table 21.2 DC Characteristics (1)	318				<table border="1"> <thead> <tr> <th rowspan="2">Item</th> <th rowspan="2">Symbol</th> <th rowspan="2">Applicable Pins</th> <th rowspan="2">Test Condition</th> <th>Values</th> </tr> <tr> <th>Min</th> </tr> </thead> <tbody> <tr> <td rowspan="2">Input high voltage</td> <td rowspan="2"><math>V_{IH}</math></td> <td rowspan="2">PB0 to PB7</td> <td rowspan="2"><math>V_{CC} = 4.0</math> to <math>5.5</math> V</td> <td><math>V_{CC} \times 0.7</math></td> </tr> <tr> <td><math>V_{CC} \times 0.8</math></td> </tr> <tr> <td rowspan="2">Input low voltage</td> <td rowspan="2"><math>V_{IL}</math></td> <td>RXD,SCL, SDA, P10 to P12, :</td> <td rowspan="2"><math>V_{CC} = 4.0</math> to <math>5.5</math> V</td> <td>-0.3</td> </tr> <tr> <td>P80 to P87 PB0 to PB7</td> <td>-0.3</td> </tr> </tbody> </table>	Item	Symbol	Applicable Pins	Test Condition	Values	Min	Input high voltage	$V_{IH}$	PB0 to PB7	$V_{CC} = 4.0$ to $5.5$ V	$V_{CC} \times 0.7$	$V_{CC} \times 0.8$	Input low voltage	$V_{IL}$	RXD,SCL, SDA, P10 to P12, :	$V_{CC} = 4.0$ to $5.5$ V	-0.3	P80 to P87 PB0 to PB7	-0.3
Item	Symbol	Applicable Pins	Test Condition	Values																				
				Min																				
Input high voltage	$V_{IH}$	PB0 to PB7	$V_{CC} = 4.0$ to $5.5$ V	$V_{CC} \times 0.7$																				
				$V_{CC} \times 0.8$																				
Input low voltage	$V_{IL}$	RXD,SCL, SDA, P10 to P12, :	$V_{CC} = 4.0$ to $5.5$ V	-0.3																				
		P80 to P87 PB0 to PB7		-0.3																				