




Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                             |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                    |
| Core Processor             | ARM® Cortex®-M4F                                                                                                                                                            |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                          |
| Speed                      | 160MHz                                                                                                                                                                      |
| Connectivity               | CANbus, CSIO, EBI/EMI, I <sup>2</sup> C, LINbus, SD, UART/USART, USB                                                                                                        |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                     |
| Number of I/O              | 80                                                                                                                                                                          |
| Program Memory Size        | 1.03125MB (1.03125M x 8)                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                                                           |
| RAM Size                   | 128K x 8                                                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                                                 |
| Data Converters            | A/D 24x12b; D/A 2x12b                                                                                                                                                       |
| Oscillator Type            | Internal                                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                                          |
| Mounting Type              | Surface Mount                                                                                                                                                               |
| Package / Case             | 100-LQFP                                                                                                                                                                    |
| Supplier Device Package    | 100-LQFP (14x14)                                                                                                                                                            |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/rochester-electronics/mb9bf568nPMC-g-jne2">https://www.e-xfl.com/product-detail/rochester-electronics/mb9bf568nPMC-g-jne2</a> |

## CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

## SD Card Interface

It is possible to use the SD card that conforms to the following standards.

- Part 1 Physical Layer Specification version 3.01
- Part E1 SDIO Specification version 3.00
- Part A2 SD Host Controller Standard Specification version 3.00
- 1-bit or 4-bit data bus

## Clock and Reset

### ■ Clocks

Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable.

- ☐ Main clock: 4 MHz to 48 MHz
- ☐ Sub Clock: 32.768 kHz
- ☐ High-speed internal CR Clock: 4 MHz
- ☐ Low-speed internal CR Clock: 100 kHz
- ☐ Main PLL Clock

### ■ Resets

- ☐ Reset requests from INITX pin
- ☐ Power on reset
- ☐ Software reset
- ☐ Watchdog timers reset
- ☐ Low voltage detector reset
- ☐ Clock supervisor reset

## Clock Super Visor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

## Low-Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

## Low-power Consumption Mode

Six low-power consumption modes are supported.

- SLEEP
- TIMER
- RTC
- STOP
- Deep standby RTC (selectable from with/without RAM retention)
- Deep standby stop (selectable from with/without RAM retention)

## VBAT

The consumption power during the RTC operation can be reduced by supplying the power supply independent from the RTC (calendar circuit)/32 kHz oscillation circuit. The following circuits can also be used.

- RTC
- 32 kHz oscillation circuit
- Power-on circuit
- Back up register: 32 bytes
- Port circuit

## Debug

- Serial Wire JTAG Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM) provide comprehensive debug and trace facilities.

## Unique ID

Unique value of the device (41-bit) is set.

## Power Supply

Three Power Supplies

- Wide range voltage:  
VCC = 2.7 V to 5.5 V
- Power supply for USB I/O:  
USBVCC = 3.0 V to 3.6 V (when USB is used)  
= 2.7 V to 5.5 V (when GPIO is used)
- Power supply for VBAT:  
VBAT = 2.7 V to 5.5 V

| Pin No  |         |                    |        |        |        | Pin Name           | I/O<br>Circuit<br>Type | Pin State<br>Type |
|---------|---------|--------------------|--------|--------|--------|--------------------|------------------------|-------------------|
| LQFP120 | LQFP100 | LQFP80             | QFP100 | BGA112 | BGA144 |                    |                        |                   |
| 87      | 72      | 58                 | 50     | D12    | D12    | P22                | F                      | L                 |
|         |         |                    |        |        |        | CROUT_0            |                        |                   |
|         |         |                    |        |        |        | AN16               |                        |                   |
|         |         |                    |        |        |        | TIOB7_1            |                        |                   |
|         |         | SOT0_0<br>(SDA0_0) |        |        |        |                    |                        |                   |
|         |         | -                  |        |        |        | ZIN1_1             |                        |                   |
| 88      | 73      | 59                 | 51     | C13    | D11    | P21                | F                      | M                 |
|         |         |                    |        |        |        | AN17               |                        |                   |
|         |         | -                  |        |        |        | SIN0_0             |                        |                   |
|         |         | 59                 |        |        |        | BIN1_1             |                        |                   |
|         |         | -                  |        |        |        | INT06_1            |                        |                   |
|         |         | -                  |        |        |        | MAD23_0            |                        |                   |
| 89      | 74      | -                  | 52     | C12    | C12    | P20                | F                      | M                 |
|         |         |                    |        |        |        | AN18               |                        |                   |
|         |         |                    |        |        |        | AIN1_1             |                        |                   |
|         |         |                    |        |        |        | INT05_0            |                        |                   |
|         |         |                    |        |        |        | MAD24_0            |                        |                   |
| 90      | 75      | 60                 | 53     | A13    | A13    | VSS                | -                      | -                 |
| 91      | 76      | 61                 | 54     | B13    | A12    | VCC                | -                      | -                 |
| 92      | 77      | 62                 | 55     | A12    | B13    | P0E                | L                      | I                 |
|         |         |                    |        |        |        | TIOB5_2            |                        |                   |
|         |         |                    |        |        |        | SCS6_1             |                        |                   |
|         |         |                    |        |        |        | IC13_0             |                        |                   |
|         |         |                    |        |        |        | S_CLK_0            |                        |                   |
|         |         |                    |        |        |        | MDQM1_0            |                        |                   |
| 93      | 78      | 63                 | 56     | B11    | C10    | P0D                | L                      | I                 |
|         |         |                    |        |        |        | TIOA5_2            |                        |                   |
|         |         |                    |        |        |        | SCK6_1<br>(SCL6_1) |                        |                   |
|         |         |                    |        |        |        | IC12_0             |                        |                   |
|         |         |                    |        |        |        | S_CMD_0            |                        |                   |
|         |         |                    |        |        |        | MDQM0_0            |                        |                   |
| 94      | 79      | 64                 | 57     | B10    | A11    | P0C                | L                      | I                 |
|         |         |                    |        |        |        | TIOA6_1            |                        |                   |
|         |         |                    |        |        |        | SOT6_1<br>(SDA6_1) |                        |                   |
|         |         |                    |        |        |        | IC11_0             |                        |                   |
|         |         |                    |        |        |        | S_DATA1_0          |                        |                   |
|         |         |                    |        |        |        | MALE_0             |                        |                   |
| 95      | 80      | 65                 | 58     | A10    | B10    | P0B                | L                      | K                 |
|         |         |                    |        |        |        | TIOB6_1            |                        |                   |
|         |         |                    |        |        |        | SIN6_1             |                        |                   |
|         |         |                    |        |        |        | IC10_0             |                        |                   |
|         |         |                    |        |        |        | INT00_1            |                        |                   |
|         |         |                    |        |        |        | S_DATA0_0          |                        |                   |
|         |         |                    |        |        |        | MCSX0_0            |                        |                   |

| Pin No  |         |        |        |         |        | Pin Name           | I/O<br>Circuit<br>Type | Pin State<br>Type |
|---------|---------|--------|--------|---------|--------|--------------------|------------------------|-------------------|
| LQFP120 | LQFP100 | LQFP80 | QFP100 | BGA112  | BGA144 |                    |                        |                   |
| 104     | 89      | 70     | 67     | C6      | C7     | P02                | E                      | H                 |
|         |         |        |        |         |        | TDI                |                        |                   |
|         |         |        |        |         |        | MCSX6_0            |                        |                   |
| 105     | 90      | 71     | 68     | A6      | B7     | P01                | E                      | G                 |
|         |         |        |        |         |        | TCK                |                        |                   |
|         |         |        |        |         |        | SWCLK              |                        |                   |
| 106     | 91      | 72     | 69     | B6      | D6     | P00                | E                      | H                 |
|         |         |        |        |         |        | TRSTX              |                        |                   |
|         |         |        |        |         |        | MCSX7_0            |                        |                   |
| 107     | 92      | -      | 70     | A5      | A7     | VSS                | -                      | -                 |
| 108     | -       | -      | -      | -       | C6     | P68                | E                      | K                 |
|         |         |        |        |         |        | TIOB7_2            |                        |                   |
|         |         |        |        |         |        | SCK3_0<br>(SCL3_0) |                        |                   |
|         |         |        |        |         |        | INT00_2            |                        |                   |
| 109     | -       | -      | -      | -       | B6     | P67                | E                      | I                 |
|         |         |        |        |         |        | TIOA7_2            |                        |                   |
|         |         |        |        |         |        | SOT3_0<br>(SDA3_0) |                        |                   |
| 110     | -       | -      | -      | -       | A6     | P66                | E                      | K                 |
|         |         |        |        |         |        | ADTG_8             |                        |                   |
|         |         |        |        |         |        | SIN3_0             |                        |                   |
|         |         |        |        |         |        | INT11_2            |                        |                   |
| 111     | -       | -      | -      | -       | D5     | P65                | E                      | I                 |
|         |         |        |        |         |        | TIOB7_0            |                        |                   |
|         |         |        |        |         |        | SCK5_1<br>(SCL5_1) |                        |                   |
| 112     | -       | -      | -      | -       | C5     | P64                | E                      | K                 |
|         |         |        |        |         |        | TIOA7_0            |                        |                   |
|         |         |        |        |         |        | SOT5_1<br>(SDA5_1) |                        |                   |
|         |         |        |        |         |        | INT10_2            |                        |                   |
| 113     | 93      | 73     | 71     | C5      | B5     | P63                | E                      | K                 |
|         | -       | -      | -      | CROUT_1 |        |                    |                        |                   |
|         |         |        |        | RX0_2   |        |                    |                        |                   |
|         |         |        |        | SIN5_1  |        |                    |                        |                   |
|         | 93      | 73     | 71     | C5      |        | INT03_0            |                        |                   |
|         |         |        |        |         |        | S_CD_0             |                        |                   |
|         |         |        |        |         |        | MWEX_0             |                        |                   |
| 114     | 94      | 74     | 72     | B5      | C4     | P62                | I                      | K                 |
|         |         |        |        |         |        | ADTG_3             |                        |                   |
|         |         |        |        |         |        | TX0_2              |                        |                   |
|         |         |        |        |         |        | SIN5_0             |                        |                   |
|         |         |        |        |         |        | INT04_1            |                        |                   |
|         |         |        |        |         |        | S_WP_0             |                        |                   |
|         |         |        |        |         |        | MOEX_0             |                        |                   |

| Pin Function | Pin Name | Function Description                                | Pin No   |          |         |         |         |         |
|--------------|----------|-----------------------------------------------------|----------|----------|---------|---------|---------|---------|
|              |          |                                                     | LQFP 120 | LQFP 100 | LQFP 80 | QFP 100 | BGA 112 | BGA 144 |
| Debugger     | SWCLK    | Serial wire debug interface clock input pin         | 105      | 90       | 71      | 68      | A6      | B7      |
|              | SWDIO    | Serial wire debug interface data input / output pin | 103      | 88       | 69      | 66      | B7      | D7      |
|              | SWO      | Serial wire viewer output pin                       | 102      | 87       | 68      | 65      | C7      | B8      |
|              | TCK      | JTAG test clock input pin                           | 105      | 90       | 71      | 68      | A6      | B7      |
|              | TDI      | JTAG test data input pin                            | 104      | 89       | 70      | 67      | C6      | C7      |
|              | TDO      | JTAG debug data output pin                          | 102      | 87       | 68      | 65      | C7      | B8      |
|              | TMS      | JTAG test mode state input/output pin               | 103      | 88       | 69      | 66      | B7      | D7      |
|              | TRACECLK | Trace CLK output pin of ETM                         | 101      | 86       | -       | 64      | C8      | C8      |
|              | TRACED0  | Trace data output pin of ETM                        | 97       | 82       | -       | 60      | B9      | C9      |
|              | TRACED1  |                                                     | 98       | 83       | -       | 61      | C9      | B9      |
|              | TRACED2  |                                                     | 99       | 84       | -       | 62      | A8      | A9      |
|              | TRACED3  |                                                     | 100      | 85       | -       | 63      | B8      | D8      |
|              | TRSTX    | JTAG test reset input pin                           | 106      | 91       | 72      | 69      | B6      | D6      |
| External Bus | MAD00_0  | External bus interface address bus                  | 27       | 22       | 17      | 100     | K2      | K2      |
|              | MAD01_0  |                                                     | 28       | 23       | 18      | 1       | L1      | K3      |
|              | MAD02_0  |                                                     | 29       | 24       | 19      | 2       | L2      | L1      |
|              | MAD03_0  |                                                     | 47       | 42       | 32      | 20      | L7      | L7      |
|              | MAD04_0  |                                                     | 48       | 43       | 33      | 21      | L8      | K7      |
|              | MAD05_0  |                                                     | 49       | 44       | 34      | 22      | M9      | M8      |
|              | MAD06_0  |                                                     | 50       | 45       | 35      | 23      | L9      | L8      |
|              | MAD07_0  |                                                     | 62       | 52       | 41      | 30      | L13     | L12     |
|              | MAD08_0  |                                                     | 63       | 53       | 42      | 31      | L12     | K12     |
|              | MAD09_0  |                                                     | 64       | 54       | 43      | 32      | K13     | K11     |
|              | MAD10_0  |                                                     | 65       | 55       | 44      | 33      | K12     | J12     |
|              | MAD11_0  |                                                     | 66       | 56       | 45      | 34      | J13     | J11     |
|              | MAD12_0  |                                                     | 67       | 57       | 46      | 35      | J12     | J10     |
|              | MAD13_0  |                                                     | 68       | 58       | 47      | 36      | J11     | H12     |
|              | MAD14_0  |                                                     | 69       | 59       | 48      | 37      | H12     | H11     |
|              | MAD15_0  |                                                     | 74       | 64       | 53      | 42      | H11     | H10     |
|              | MAD16_0  |                                                     | 75       | 65       | 54      | 43      | G12     | G12     |
|              | MAD17_0  |                                                     | 76       | 66       | 55      | 44      | G11     | G11     |
|              | MAD18_0  |                                                     | 77       | 67       | 56      | 45      | F12     | G10     |
|              | MAD19_0  |                                                     | 78       | 68       | -       | 46      | F11     | F13     |
|              | MAD20_0  |                                                     | 79       | 69       | -       | 47      | E12     | F12     |
|              | MAD21_0  |                                                     | 80       | 70       | -       | 48      | E11     | F11     |
|              | MAD22_0  |                                                     | 86       | 71       | -       | 49      | D13     | D13     |
|              | MAD23_0  |                                                     | 88       | 73       | -       | 51      | C13     | D11     |
|              | MAD24_0  |                                                     | 89       | 74       | -       | 52      | C12     | C12     |


| Pin Function            | Pin Name        | Function Description                                                                                                                                                                                          | Pin No   |          |         |         |         |         |
|-------------------------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|----------|---------|---------|---------|---------|
|                         |                 |                                                                                                                                                                                                               | LQFP 120 | LQFP 100 | LQFP 80 | QFP 100 | BGA 112 | BGA 144 |
| Multi-function Serial 6 | SIN6_0          | Multi-function serial interface ch.6 input pin                                                                                                                                                                | 7        | 7        | 7       | 85      | E1      | E1      |
|                         | SIN6_1          |                                                                                                                                                                                                               | 95       | 80       | 65      | 58      | A10     | B10     |
|                         | SOT6_0 (SDA6_0) | Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I <sup>2</sup> C (operation mode 4). | 8        | 8        | 8       | 86      | E2      | E2      |
|                         | SOT6_1 (SDA6_1) |                                                                                                                                                                                                               | 94       | 79       | 64      | 57      | B10     | A11     |
|                         | SCK6_0 (SCL6_0) | Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a CSIO (operation modes 2) and as SCL6 when it is used in an I <sup>2</sup> C (operation mode 4).            | 9        | -        | -       | -       | -       | E3      |
|                         | SCK6_1 (SCL6_1) |                                                                                                                                                                                                               | 93       | 78       | 63      | 56      | B11     | C10     |
|                         | SCS6_1          | Multi-function serial interface ch.6 serial chip select pin                                                                                                                                                   | 92       | 77       | 62      | 55      | A12     | B13     |
| Multi-function Serial 7 | SIN7_0          | Multi-function serial interface ch.7 input pin                                                                                                                                                                | 101      | 86       | -       | 64      | C8      | C8      |
|                         | SIN7_1          |                                                                                                                                                                                                               | 50       | 45       | 35      | 23      | L9      | L8      |
|                         | SOT7_0 (SDA7_0) | Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I <sup>2</sup> C (operation mode 4). | 100      | 85       | -       | 63      | B8      | D8      |
|                         | SOT7_1 (SDA7_1) |                                                                                                                                                                                                               | 49       | 44       | 34      | 22      | M9      | M8      |
|                         | SCK7_0 (SCL7_0) | Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a CSIO (operation modes 2) and as SCL7 when it is used in an I <sup>2</sup> C (operation mode 4).            | 99       | 84       | -       | 62      | A8      | A9      |
|                         | SCK7_1 (SCL7_1) |                                                                                                                                                                                                               | 48       | 43       | 33      | 21      | L8      | K7      |
|                         | SCS7_1          | Multi-function serial interface ch.7 serial chip select pin                                                                                                                                                   | 47       | 42       | 32      | 20      | L7      | L7      |

### Pull-Up Function of 5 V Tolerant I/O

Please do not input the signal more than VCC voltage at the time of pull-up function use of 5V tolerant I/O.

### Adjoining Wiring on Circuit Board

If wiring of the crystal oscillation circuit X1A adjoins and also runs in parallel with the wiring of P48/VREGCTL, there is a possibility that the oscillation erroneously counts because X1A has noise with the change of P48/VREGCTL. Keep as much distance as possible between both wirings and insert the ground pattern between them in order to avoid this possibility.



### Handling when Using Debug Pins


When debug pins (TDO/TMS/TDI/TCK/TRSTX or SWO/SWDIO/SWCLK) are set to GPIO or other peripheral functions, only set them as output, do not set them as input.

## 9. Memory Size

See Memory size in 1. Product Lineup to confirm the memory size.

## 10. Memory Map

### Memory Map (1)





## 11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■ **INITX=0**

This is the period when the INITX pin is the L level.

■ **INITX=1**

This is the period when the INITX pin is the H level.

■ **SPL=0**

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 0.

■ **SPL=1**

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 1.

■ **Input enabled**

Indicates that the input function can be used.

■ **Internal input fixed at 0**

This is the status that the input function cannot be used. Internal input is fixed at L.

■ **Hi-Z**

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■ **Setting disabled**

Indicates that the setting is disabled.

■ **Maintain previous state**

Maintains the state that was immediately prior to entering the current mode.

If a built-in peripheral function is operating, the output follows the peripheral function.

If the pin is being used as a port, that output is maintained.

■ **Analog input is enabled**

Indicates that the analog input is enabled.

■ **Trace output**

Indicates that the trace function can be used.

■ **GPIO selected**

In Deep standby mode, pins switch to the general-purpose I/O port.

■ **Setting prohibition**

Prohibition of a setting by specification limitation.

| Pin status Type | Function Group                     | Power-on Reset or Low-voltage Detection State | INITX Input State       | Device Internal Reset State      | Run Mode or SLEEP Mode State | TIMER Mode, RTC Mode, or STOP Mode State |                                  | Deep Standby RTC Mode or Deep Standby STOP Mode State |                                  | Return from Deep Standby Mode State |
|-----------------|------------------------------------|-----------------------------------------------|-------------------------|----------------------------------|------------------------------|------------------------------------------|----------------------------------|-------------------------------------------------------|----------------------------------|-------------------------------------|
|                 |                                    | Power Supply Unstable                         | Power Supply Stable     |                                  | Power Supply Stable          | Power Supply Stable                      |                                  | Power Supply Stable                                   |                                  | Power Supply Stable                 |
|                 |                                    | -                                             | INITX=0                 | INITX=1                          | INITX=1                      | INITX=1                                  |                                  | INITX=1                                               |                                  | INITX=1                             |
|                 |                                    | -                                             | -                       | -                                | -                            | SPL=0                                    | SPL=1                            | SPL=0                                                 | SPL=1                            | -                                   |
| E               | Mode input pin                     | Input enabled                                 | Input enabled           | Input enabled                    | Input enabled                | Input enabled                            | Input enabled                    | Input enabled                                         | Input enabled                    | Input enabled                       |
|                 | GPIO selected                      | Setting disabled                              | Setting disabled        | Setting disabled                 | Maintain previous state      | Maintain previous state                  | Hi-Z / Input enabled             | GPIO selected                                         | Hi-Z / Input enabled             | GPIO selected                       |
| F               | NMIX selected                      | Setting disabled                              | Setting disabled        | Setting disabled                 | Maintain previous state      | Maintain previous state                  | Maintain previous state          | WKUP input enabled                                    | Hi-Z / WKUP input enabled        | GPIO selected                       |
|                 | Resource other than above selected | Hi-Z                                          | Hi-Z / Input enabled    | Hi-Z / Internal input fixed at 0 |                              |                                          | Maintain previous state          |                                                       |                                  |                                     |
|                 | GPIO selected                      |                                               |                         |                                  |                              |                                          |                                  |                                                       |                                  | Maintain previous state             |
| G               | JTAG selected                      | Hi-Z                                          | Pull-up / Input enabled | Pull-up / Input enabled          | Maintain previous state      | Maintain previous state                  | Maintain previous state          | Maintain previous state                               | Maintain previous state          | Maintain previous state             |
|                 | GPIO selected                      | Setting disabled                              | Setting disabled        | Setting disabled                 |                              |                                          | Hi-Z / Internal input fixed at 0 | GPIO selected Internal input fixed at 0               | Hi-Z / Internal input fixed at 0 | GPIO selected                       |
| H               | JTAG selected                      | Hi-Z                                          | Pull-up / Input enabled | Pull-up / Input enabled          | Maintain previous state      | Maintain previous state                  | Maintain previous state          | Maintain previous state                               | Maintain previous state          | Maintain previous state             |
|                 | Resource other than above selected | Setting disabled                              | Setting disabled        | Setting disabled                 |                              |                                          | Hi-Z / Internal input fixed at 0 | GPIO selected Internal input fixed at 0               | Hi-Z / Internal input fixed at 0 | GPIO selected                       |
|                 | GPIO selected                      |                                               |                         |                                  |                              |                                          |                                  |                                                       |                                  |                                     |
| I               | Resource selected                  | Hi-Z                                          | Hi-Z / Input enabled    | Hi-Z / Input enabled             | Maintain previous state      | Maintain previous state                  | Hi-Z / Internal input fixed at 0 | GPIO selected Internal input fixed at 0               | Hi-Z / Internal input fixed at 0 | GPIO selected                       |
|                 | GPIO selected                      |                                               |                         |                                  |                              |                                          |                                  |                                                       |                                  |                                     |

**List of VBAT Domain Pin Status**

| VBAT Pin Status Type | Function Group                                                       | Power-on Reset*1                                  | INITX Input State       | Device Internal Reset State | Run Mode or Sleep Mode State | Timer Mode, RTC Mode, or Stop Mode State                   |                                                            | Deep Standby RTC Mode or Deep Standby Stop Mode State      |                                                            | Return from Deep Standby Mode State | VBAT RTC Mode State     | Return from VBAT RTC Mode State |
|----------------------|----------------------------------------------------------------------|---------------------------------------------------|-------------------------|-----------------------------|------------------------------|------------------------------------------------------------|------------------------------------------------------------|------------------------------------------------------------|------------------------------------------------------------|-------------------------------------|-------------------------|---------------------------------|
|                      |                                                                      | Power Supply Unstable                             | Power Supply Stable     |                             | Power Supply Stable          | Power Supply Stable                                        |                                                            | Power Supply Stable                                        |                                                            | Power Supply Stable                 | Power Supply Stable     | Power Supply Stable             |
|                      |                                                                      | -                                                 | INITX=0                 | INITX=1                     | INITX=1                      | INITX=1                                                    |                                                            | INITX=1                                                    |                                                            | INITX=1                             | -                       | -                               |
|                      |                                                                      | -                                                 | -                       | -                           | -                            | SPL=0                                                      | SPL=1                                                      | SPL=0                                                      | SPL=1                                                      | -                                   | -                       | -                               |
| S                    | GPIO selected                                                        | Setting disabled                                  | Maintain previous state | Maintain previous state     | Maintain previous state      | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state             | Setting prohibition     | -                               |
|                      | Sub crystal oscillator input pin / External sub clock input selected | Input enabled                                     | Input enabled           | Input enabled               | Input enabled                | Input enabled                                              | Input enabled                                              | Input enabled                                              | Input enabled                                              | Input enabled                       | Maintain previous state | Maintain previous state         |
| T                    | GPIO selected                                                        | Setting disabled                                  | Maintain previous state | Maintain previous state     | Maintain previous state      | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state             | Setting prohibition     | -                               |
|                      | External sub clock input selected                                    | Setting disabled                                  | Maintain previous state | Maintain previous state     | Maintain previous state      | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state             | Maintain previous state | Maintain previous state         |
|                      | Sub crystal oscillator output pin                                    | Hi-Z / Internal input fixed at 0/ or Input enable | Maintain previous state | Maintain previous state     | Maintain previous state      | Maintain previous state/<br>When oscillation stops, Hi-Z*2 | Maintain previous state/<br>When oscillation stops, Hi-Z*2 | Maintain previous state/<br>When oscillation stops, Hi-Z*2 | Maintain previous state/<br>When oscillation stops, Hi-Z*2 | Maintain previous state             | Maintain previous state | Maintain previous state         |
| U                    | Resource selected                                                    | Hi-Z                                              | Maintain previous state | Maintain previous state     | Maintain previous state      | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state                                    | Maintain previous state             | Maintain previous state | Maintain previous state         |
|                      | GPIO selected                                                        |                                                   |                         |                             |                              |                                                            |                                                            |                                                            |                                                            |                                     |                         |                                 |

\*1: When VBAT and VCC power on.

\*2: When the SOS\_CNTL bit in the WTOS\_CNTL register is 0, the sub crystal oscillator output pin is maintained in the previous state. When the SOS\_CNTL bit in the WTOS\_CNTL register is 1, oscillation is stopped at Stop mode and Deep Standby Stop mode

**Table 12-4. Typical and maximum current consumption in Normal operation(other than PLL), code with data accessing running from Flash memory (flash 0 wait-cycle mode and read access 0 wait**

| Parameter            | Symbol          | Pin Name | Conditions                                | Frequency*4 | Value |       | Unit | Remarks                               |
|----------------------|-----------------|----------|-------------------------------------------|-------------|-------|-------|------|---------------------------------------|
|                      |                 |          |                                           |             | Typ*1 | Max*2 |      |                                       |
| Power supply current | I <sub>CC</sub> | VCC      | Normal operation (built-in high-speed CR) | *5 4 MHz    | 3.3   | 51    | mA   | *3 When all peripheral clocks are ON  |
|                      |                 |          |                                           |             | 2.8   | 51    | mA   | *3 When all peripheral clocks are OFF |
|                      |                 |          | Normal operation (sub oscillation)        | *5 32 kHz   | 0.64  | 48    | mA   | *3 When all peripheral clocks are ON  |
|                      |                 |          |                                           |             | 0.56  | 48    | mA   | *3 When all peripheral clocks are OFF |
|                      |                 |          | Normal operation (built-in low-speed CR)  | *5 100 kHz  | 0.64  | 48    | mA   | *3 When all peripheral clocks are ON  |
|                      |                 |          |                                           |             | 0.58  | 48    | mA   | *3 When all peripheral clocks are OFF |

\*1: Ta=+25 °C, V<sub>CC</sub>=3.3 V

\*2: Tj=+125 °C, V<sub>CC</sub>=5.5 V

\*3: When all ports are fixed.

\*4: Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK/2

\*5: When 0 wait-cycle mode (FRWTR.RWT = 00, FSYNDN.SD = 000)

**Table 12-5. Typical and maximum current consumption in Sleep operation(PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK/2**

| Parameter            | Symbol           | Pin Name | Conditions            | Frequency*4 | Value |       | Unit | Remarks                               |
|----------------------|------------------|----------|-----------------------|-------------|-------|-------|------|---------------------------------------|
|                      |                  |          |                       |             | Typ*1 | Max*2 |      |                                       |
| Power supply current | I <sub>CCS</sub> | VCC      | SLEEP operation (PLL) | 160 MHz     | 35    | 84    | mA   | *3 When all peripheral clocks are ON  |
|                      |                  |          |                       | 144 MHz     | 32    | 81    |      |                                       |
|                      |                  |          |                       | 120 MHz     | 27    | 76    |      |                                       |
|                      |                  |          |                       | 100 MHz     | 23    | 72    |      |                                       |
|                      |                  |          |                       | 80 MHz      | 19    | 68    |      |                                       |
|                      |                  |          |                       | 60 MHz      | 15    | 64    |      |                                       |
|                      |                  |          |                       | 40 MHz      | 11    | 60    |      |                                       |
|                      |                  |          |                       | 20 MHz      | 6.5   | 55    |      |                                       |
|                      |                  |          |                       | 8 MHz       | 4.1   | 53    |      |                                       |
|                      |                  |          |                       | 4 MHz       | 3.3   | 52    |      |                                       |
|                      |                  |          |                       | 160 MHz     | 16    | 65    | mA   | *3 When all peripheral clocks are OFF |
|                      |                  |          |                       | 144 MHz     | 14    | 63    |      |                                       |
|                      |                  |          |                       | 120 MHz     | 12    | 61    |      |                                       |
|                      |                  |          |                       | 100 MHz     | 11    | 60    |      |                                       |
|                      |                  |          |                       | 80 MHz      | 9.0   | 58    |      |                                       |
|                      |                  |          |                       | 60 MHz      | 7.4   | 56    |      |                                       |
|                      |                  |          |                       | 40 MHz      | 5.6   | 54    |      |                                       |
|                      |                  |          |                       | 20 MHz      | 3.9   | 53    |      |                                       |
|                      |                  |          |                       | 8 MHz       | 2.9   | 52    |      |                                       |
|                      |                  |          |                       | 4 MHz       | 2.6   | 51    |      |                                       |

| Parameter        | Symbol      | Pin Name | Condition | Value |     | Unit | Remarks |
|------------------|-------------|----------|-----------|-------|-----|------|---------|
|                  |             |          |           | Min   | Max |      |         |
| Reset input time | $t_{INITX}$ | INITX    | -         | 500   | -   | ns   |         |

#### 12.4.8 Power-on Reset Timing

( $V_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )


| Parameter                           | Symbol    | Pin Name | Conditions                | Value |     |      | Unit        | Remarks |
|-------------------------------------|-----------|----------|---------------------------|-------|-----|------|-------------|---------|
|                                     |           |          |                           | Min   | Typ | Max  |             |         |
| Power supply shut down time         | $t_{OFF}$ | VCC      | -                         | 50    | -   | -    | ms          | *1      |
| Power ramp rate                     | $dV/dt$   |          | $V_{CC}: 0.2V$ to $2.70V$ | 1.3   | -   | 1000 | mV/ $\mu s$ | *2      |
| Time until releasing Power-on reset | $t_{PRT}$ |          | -                         | 0.33  | -   | 0.60 | ms          |         |

\*1:  $V_{CC}$  must be held below 0.2V for a minimum period of  $t_{OFF}$ . Improper initialization may occur if this condition is not met.

\*2: This  $dV/dt$  characteristic is applied at the power-on of cold start ( $t_{OFF} > 50ms$ ).



#### Note:



- If  $t_{OFF}$  cannot be satisfied designs must assert external reset(INITX) at power-up and at any brownout event per 12. 4. 7.



#### Glossary

- $V_{DH}$ : detection voltage of Low Voltage detection reset. See "12.8. Low-Voltage Detection Characteristics".





## When Using High-speed Synchronous Serial Chip Select (SCINV = 1, CSLVL=0)

(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V)

| Parameter           | Symbol            | Conditions                     | V <sub>CC</sub> < 4.5 V        |                                | V <sub>CC</sub> ≥ 4.5 V        |                                | Unit |
|---------------------|-------------------|--------------------------------|--------------------------------|--------------------------------|--------------------------------|--------------------------------|------|
|                     |                   |                                | Min                            | Max                            | Min                            | Max                            |      |
| SCS↑→SCK↑setup time | t <sub>CSSI</sub> | Internal shift clock operation | (*1)-20                        | (*1)+0                         | (*1)-20                        | (*1)+0                         | ns   |
| SCK↓→SCS↓ hold time | t <sub>CSHI</sub> |                                | (*2)+0                         | (*2)+20                        | (*2)+0                         | (*2)+20                        | ns   |
| SCS deselect time   | t <sub>CSDI</sub> |                                | (*3)-20<br>+5t <sub>CYCP</sub> | (*3)+20<br>+5t <sub>CYCP</sub> | (*3)-20<br>+5t <sub>CYCP</sub> | (*3)+20<br>+5t <sub>CYCP</sub> | ns   |
| SCS↑→SCK↑setup time | t <sub>CSSE</sub> | External shift clock operation | 3t <sub>CYCP</sub> +15         | -                              | 3t <sub>CYCP</sub> +15         | -                              | ns   |
| SCK↓→SCS↓ hold time | t <sub>CSHE</sub> |                                | 0                              | -                              | 0                              | -                              | ns   |
| SCS deselect time   | t <sub>CSDE</sub> |                                | 3t <sub>CYCP</sub> +15         | -                              | 3t <sub>CYCP</sub> +15         | -                              | ns   |
| SCS↑→SOT delay time | t <sub>DSE</sub>  |                                | -                              | 25                             | -                              | 25                             | ns   |
| SCS↓→SOT delay time | t <sub>DEE</sub>  |                                | 0                              | -                              | 0                              | -                              | ns   |

(\*1): CSSU bit value×serial chip select timing operating clock cycle [ns]

(\*2): CSHD bit value×serial chip select timing operating clock cycle [ns]

(\*3): CSDS bit value×serial chip select timing operating clock cycle [ns]

### Notes:

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (002-04856).
- When the external load capacitance C<sub>L</sub> = 30 pF.




### 12.4.17 ETM Timing

( $V_{CC} = 2.7V$  to  $5.5V$ ,  $V_{SS} = 0V$ )

| Parameter            | Symbol        | Pin Name                 | Conditions          | Value |     | Unit | Remarks |
|----------------------|---------------|--------------------------|---------------------|-------|-----|------|---------|
|                      |               |                          |                     | Min   | Max |      |         |
| Data hold            | $t_{ETMH}$    | TRACECLK,<br>TRACED[3:0] | $V_{CC} \geq 4.5 V$ | 2     | 9   | ns   |         |
|                      |               |                          | $V_{CC} < 4.5 V$    | 2     | 15  |      |         |
| TRACECLK frequency   | $1/t_{TRACE}$ | TRACECLK                 | $V_{CC} \geq 4.5 V$ | -     | 50  | MHz  |         |
|                      |               |                          | $V_{CC} < 4.5 V$    | -     | 32  | MHz  |         |
| TRACECLK clock cycle | $t_{TRACE}$   | TRACECLK                 | $V_{CC} \geq 4.5 V$ | 20    | -   | ns   |         |
|                      |               |                          | $V_{CC} < 4.5 V$    | 31.25 | -   | ns   |         |


**Note:**

- When the external load capacitance  $C_L = 30 pF$ .



\*3: The output drive capability of the driver is below 0.3 V at Low-State ( $V_{OL}$ ) (to 3.6 V and 1.5 k $\Omega$  load), and 2.8 V or above (to the  $V_{SS}$  and 1.5 k $\Omega$  load) at High-State ( $V_{OH}$ ).


\*4: The cross voltage of the external differential output signal (D + /D - ) of USB I/O buffer is within 1.3 V to 2.0 V.



\*5: They indicate rising time ( $T_{rise}$ ) and falling time ( $T_{fall}$ ) of the full-speed differential data signal.

They are defined by the time between 10% and 90% of the output signal voltage.


For full-speed buffer,  $T_r/T_f$  ratio is regulated as within  $\pm 10\%$  to minimize RFI emission.




\*6: USB Full-speed connection is performed via twist pair cable shield with  $90\ \Omega \pm 15\%$  characteristic impedance (Differential Mode).

USB standard defines that output impedance of USB driver must be in range from  $28\ \Omega$  to  $44\ \Omega$ . So, discrete series resistor ( $R_s$ ) addition is defined in order to satisfy the above definition and keep balance.

When using this USB I/O, use it with  $25\ \Omega$  to  $30\ \Omega$  (recommendation value  $27\ \Omega$ ) Series resistor  $R_s$ .



\*7: They indicate rising time ( $T_{rise}$ ) and falling time ( $T_{fall}$ ) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.



See Low-Speed Load (Compliance Load) for conditions of external load.

## 12.9 MainFlash Memory Write/Erase Characteristics

 (V<sub>CC</sub> = 2.7V to 5.5V)

| Parameter                     |                          | Value |      |     | Unit | Remarks                                     |
|-------------------------------|--------------------------|-------|------|-----|------|---------------------------------------------|
|                               |                          | Min   | Typ  | Max |      |                                             |
| Sector erase time             | Large Sector             | -     | 0.7  | 3.7 | s    | Includes write time prior to internal erase |
|                               | Small Sector             |       | 0.3  | 1.1 |      |                                             |
| Half word (16-bit) write time | Write cycles < 100 times | -     | 12   | 100 | μs   | Not including system-level overhead time    |
|                               | Write cycles > 100 times |       |      | 200 |      |                                             |
| Chip erase time               |                          | -     | 13.6 | 68  | s    | Includes write time prior to internal erase |

### Write cycles and data hold time

| Erase/Write cycles (cycle) | Data hold time (year) |
|----------------------------|-----------------------|
| 1,000                      | 20 *                  |
| 10,000                     | 10 *                  |
| 100,000                    | 5 *                   |

\*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at +85°C) .

## 12.10 WorkFlash Memory Write/Erase Characteristics

 (V<sub>CC</sub> = 2.7V to 5.5V)


| Parameter                     |  | Value |     |     | Unit | Remarks                                     |
|-------------------------------|--|-------|-----|-----|------|---------------------------------------------|
|                               |  | Min   | Typ | Max |      |                                             |
| Sector erase time             |  | -     | 0.3 | 1.5 | s    | Includes write time prior to internal erase |
| Half word (16-bit) write time |  | -     | 20  | 200 | μs   | Not including system-level overhead time    |
| Chip erase time               |  | -     | 1.2 | 6   | s    | Includes write time prior to internal erase |

### Write cycles and data hold time

| Erase/Write cycles (cycle) | Data hold time (year) |
|----------------------------|-----------------------|
| 1,000                      | 20 *                  |
| 10,000                     | 10 *                  |
| 100,000                    | 5 *                   |

\*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at +85°C) .

| Package Type | Package Code |
|--------------|--------------|
| LQFP-80      | LQH080       |



| SYMBOL | DIMENSIONS |      |      |
|--------|------------|------|------|
|        | MIN.       | NOM. | MAX. |
| A      | —          | —    | 1.70 |
| A1     | 0.05       | —    | 0.15 |
| b      | 0.15       | —    | 0.27 |
| c      | 0.09       | —    | 0.20 |
| D      | 14.00 BSC. |      |      |
| D1     | 12.00 BSC. |      |      |
| e      | 0.50 BSC.  |      |      |
| E      | 14.00 BSC. |      |      |
| E1     | 12.00 BSC. |      |      |
| L      | 0.45       | 0.60 | 0.75 |
| L1     | 0.30       | 0.50 | 0.70 |

## NOTES

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-11501 \*\*

PACKAGE OUTLINE, 80 LEAD LQFP  
12.0X12.0X1.7 MM LQH080 Rev \*\*