

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	17
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2m120ansp-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.2 lists the R8C/M11A Group Register Settings. These settings correspond to the specification differences between the R8C/M11A Group and R8C/M12A Group.

Table 1.2 R8C/M11A Group Register Settings

Related Function	Register Name	Address	Bit	Setting Method for Access
ĪNT3	INTEN	00038h	INT3EN	Reserved bit. Set to 0.
	INTF0	0003Ah	INT3F0, INT3F1	Reserved bits. Set to 0.
	ISCR0	0003Ch	INT3SA, INT3SB	Reserved bits. Set to 0.
	ILVLD	0004Dh	ILVLD0, ILVLD1	Reserved bits. Set to 0.
	IRR3	00053h	IRI3	Reserved bit. Set to 0.
KI0	KIEN	0003Eh	KI0EN, KI0PL	Reserved bits. Set to 0.
Comparator B3	ILVL2	00042h	ILVL24, ILVL25	Reserved bits. Set to 0.
interrupt	IRR2	00052h	IRCMP3	Reserved bit. Set to 0.
P1_0	PD1	000A9h	PD1_0	Reserved bit. Set to 0.
	P1	000AFh	P1_0	Reserved bit. Set to 0.
	PUR1	000B5h	PU1_0	Reserved bit. Set to 0.
	POD1	000C1h	POD1_0	Reserved bit. Set to 0.
	PML1	000C8h	P10SEL0, P10SEL1	Reserved bits. Set to 0.
P3_3, P3_4,	PD3	000ABh	PD3_3, PD3_4, PD3_5	Reserved bits. Set to 0.
P3_5	P3	000B1h	P3_3, P3_4, P3_5	Reserved bits. Set to 0.
	PUR3	000B7h	PU3_3, PU3_4, PU3_5	Reserved bits. Set to 0.
	DRR3	000BDh	DRR3_3, DRR3_4, DRR3_5	Reserved bits. Set to 0.
	POD3	000C3h	POD3_3, POD3_4, POD3_5	Reserved bits. Set to 0.
	PML3	000CCh	P33SEL0, P33SEL1	Reserved bits. Set to 0.
	PMH3	000CDh	P34SEL0, P34SEL1, P35SEL0, P35SEL1	Reserved bits. Set to 0.
P4_2, P4_5	PD4	000ACh	PD4_2, PD4_5	Reserved bits. Set to 0.
	P4	000B2h	P4_2, P4_5	Reserved bits. Set to 0.
	PUR4	000B8h	PU4_2, PU4_5	Reserved bits. Set to 0.
	POD4	000C4h	POD4_2, POD4_5	Reserved bits. Set to 0.
	PML4	000CEh	P42SEL0, P42SEL1	Reserved bits. Set to 0.
	PMH4	000CFh	P45SEL0, P45SEL1	Reserved bits. Set to 0.
AN0	ADINSEL	0009Dh	CH0, ADGSEL0, ADGSEL1	Do not set to 000.
Comparator B3	WCMPR	00180h	WCB3M0, WCB3OUT	Reserved bits. Set to 0.
	WCB3INTR	00182h	All bits	Reserved register. No access is allowed.

1.3 Block Diagram

Figure 1.2 shows the Block Diagram.




Figure 1.2 Block Diagram

1.5 Pin Functions

Table 1.7 lists the Pin Functions.

Table 1.7 Pin Functions

Item	Pin Name	I/O	Description
Power supply input	VCC, VSS	_	Apply 1.8 V through 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	_	Power supply input for the A/D converter. Connect a capacitor between pins AVCC and AVSS.
Reset input	RESET	I	Applying a low level to this pin resets the MCU.
MODE	MODE	I	Connect this pin to the VCC pin via a resistor.
XIN clock input	XIN	Ι	I/O for the XIN clock generation circuit.
XIN clock output	XOUT	0	Connect a ceramic resonator or a crystal oscillator between pins XIN and XOUT. (1) To use an external clock, input it to the XIN pin. P4_7 can be used as an I/O port at this time.
INT interrupt input	INT0 to INT3	I	INT interrupt input.
Key input interrupt	KI0 to KI3	I	Key input interrupt input.
I/O ports	P1_0 to P1_7, P3_0 to P3_5, P3_7, P4_2, P4_5 to P4_7, PA_0	I/O	CMOS I/O ports. Each port has an I/O select direction register, enabling switching input and output for each port. For input ports other than PA_0, the presence or absence of a pull-up resistor can be selected by a program. P1_2 to P1_5, P3_3 to P3_5, and P3_7 can be used as LED drive ports.
Timer RJ2	TRJIO	I/O	Timer RJ2 I/O.
	TRJO	0	Timer RJ2 output.
Timer RB2	TRBO	0	Timer RB2 output.
Timer RC	TRCCLK	_	External clock input.
	TRCTRG	_	External trigger input.
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O.
Serial interface	CLK0	I/O	Transfer clock I/O.
	RXD0	I	Serial data input.
	TXD0	0	Serial data output.
A/D converter	AN0 to AN4, AN7	I	Analog input for the A/D converter.
	ADTRG	I	External trigger input for the A/D converter.
Comparator B	IVCMP1, IVCMP3	I	Analog voltage input for comparator B.
	IVREF1, IVREF3	I	Reference voltage input for comparator B.
	VCOUT1, VCOUT3	0	Comparison result output for comparator B.

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.

2. Central Processing Unit (CPU)

Figure 2.1 shows the 13 CPU Registers. The registers, R0, R1, R2, R3, A0, A1, and FB form a single register bank. The CPU has two register banks.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 through R3. R0 can be split into high-order (R0H) and low-order (R0L) registers to be used separately as 8-bit data registers. The same applies to R1H and R1L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). In the same way as with R0 and R2, R3 and R1 can be used as a 32-bit data register (R3R1).

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 functions in the same manner as A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

2.5 Program Counter (PC)

PC is a 20-bit register that indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of the FLG register is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated in the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. It must only be set to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0. Otherwise it is set to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value. Otherwise it is set to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow. Otherwise it is set to 0.



3. Address Space

3.1 Memory Map


Figure 3.1 shows the Memory Map. The R8C/M11A Group and R8C/M12A Group have a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated at lower addresses, beginning with address 0FFFFh. For example, an 8-Kbyte internal ROM area is allocated at addresses 0E000h to 0FFFFh.

The fixed interrupt vector table is allocated at addresses 0FFDCh to 0FFFFh. The start address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated at addresses 03000h to 037FFh.

The internal RAM is allocated at higher addresses, beginning with address 00400h. For example, a 512-byte internal RAM area is allocated at addresses 00400h to 005FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated at addresses 00000h to 002FFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



- 1. Data flash indicates block A (1 Kbyte) and block B (1 Kbyte).
- 2. The blank areas are reserved. No access is allowed.

Part Number	Internal ROM		Internal RAM		
Fait Number	Capacity	Address 0YYYYh	Capacity	Address 0XXXXh	
R5F2M110ANSP, R5F2M110ANDD, R5F2M110ADSP, R5F2M120ANSP, R5F2M120ANDD, R5F2M120ADSP	2 Kbytes	0F800h	256 bytes	004FFh	
R5F2M111ANSP, R5F2M111ANDD, R5F2M111ADSP, R5F2M121ANSP, R5F2M121ANDD, R5F2M121ADSP	4 Kbytes	0F000h	384 bytes	0057Fh	
R5F2M112ANSP, R5F2M112ANDD, R5F2M112ADSP, R5F2M122ANSP, R5F2M122ANDD, R5F2M122ADSP	8 Kbytes	0E000h	512 bytes	005FFh	

Figure 3.1 Memory Map

3.2 Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 3.1 to 3.8 list the SFR Information. Table 3.9 lists the ID Code Area and Option Function Select Area.

Table 3.1 SFR Information (1) (1)

Address	Register Name	Symbol	After Reset
00000h	Trogistor riamo	Gy	7
00001h			
00001h			
00002h			
00004h			
00005h			
00006h			
00007h			
00007H			
00009h			
00003h			
0000Rh			
0000Dh			
0000Dh			
0000Eh			
0000En			
00011h	Processor Mode Register 0	PM0	00h
00010H	1 10003301 Widde Neglater 0	1 IVIO	0011
0001111 00012h	Module Standby Control Register	MSTCR	00h ⁽²⁾
0001211	modulo otaliaby control register		
000101	Drotoot Pogistor	DDCD	01110111b ⁽³⁾
00013h	Protect Register	PRCR	00h
00014h			
00015h	Hardwara Paget Protect Pagintar	Пррр	00h
00016h	Hardware Reset Protect Register	HRPR	00h
00017h			
00018h			
00019h			
0001Ah			
0001Bh			
0001Ch			
0001Dh			
0001Eh			
0001Fh			
00020h	External Clock Control Register	EXCKCR	00h
00021h	High-Speed/Low-Speed On-Chip Oscillator Control Register	OCOCR	00h
00022h	System Clock f Control Register	SCKCR	00h
00023h	System Clock f Select Register	PHISEL	00h
00024h	Clock Stop Control Register	CKSTPR	00h
00025h	Clock Control Register When Returning from Modes	CKRSCR	00h
00026h	Oscillation Stop Detection Register	BAKCR	00h
00027h			
00028h			
00029h			
0002Ah			
0002Bh			
0002Ch			
0002Dh			
0002Eh			
0002Fh			
00030h	Watchdog Timer Function Register	RISR	10000000b ⁽⁴⁾ 00h ⁽⁵⁾
00031h	Watchdog Timer Reset Register	WDTR	XXh
00032h	Watchdog Timer Start Register	WDTS	XXh
00033h	Watchdog Timer Control Register	WDTC	01XXXXXXb
00034h	Count Source Protection Mode Register	CSPR	10000000b (4)
			00h ⁽⁵⁾
00035h	Periodic Timer Interrupt Control Register	WDTIR	00h
00033h			
00036H			
0003711 00038h	External Input Enable Register	INTEN	00h
00038h			
0003311	1		

- 1. The blank areas are reserved. No access is allowed.
 - 2. The MSTINI bit in the OFS2 register is 0.
 - 3. The MSTINI bit in the OFS2 register is 1.
 - 4. The CSPROINI bit in the OFS register is 0.
 - 5. The CSPROINI bit in the OFS register is 1.

Table 3.8 SFR Information (8) (1)

	0.17		16. 5
Address	Register Name	Symbol	After Reset
001C0h	Address Match Interrupt Register 0	AIADR0L	00h
001C1h		AIADR0M	00h
001C2h		AIADR0H	00h
001C3h	Address Match Interrupt Enable Register 0	AIEN0	00h
001C4h	Address Match Interrupt Register 1	AIADR1L	00h
001C5h		AIADR1M	00h
001C6h		AIADR1H	00h
001C7h	Address Match Interrupt Enable Register 1	AIEN1	00h
001C8h			
001C9h			†
001CAh			
001CBh			
001CCh			+
001CCh			+
			<u> </u>
001CEh			
001CFh			
001D0h			
001D1h			
001D2h			
001D3h			
001D4h			
001D5h			
001D6h			
001D7h			
001D8h			1
001D9h			
001DAh			+
001DRh			1
001DBh			+
			_
001DDh			
001DEh			
001DFh			
001E0h			
001E1h			
001E2h			
001E3h			
001E4h			
001E5h			
001E6h			
001E7h			
001E8h			1
001E9h			
001EAh			+
001EBh			
001EBII		+	+
		+	+
001EDh		1	+
001EEh			+
001EFh		1	
001F0h		1	
001F1h			
001F2h			
001F3h			
001F4h			
001F5h			
001F6h			
001F7h		1	†
001F8h		1	†
001F9h		+	+
001FAh		+	
		+	+
001FBh		1	+
001FCh			+
001FDh			1
001FEh		1	
001FFh			1
Note:			

The blank areas are reserved. No access is allowed.

Symbol	Parameter		Condition	S	Unit		
Symbol	Falan	ietei	Condition	Min.	Тур.	Max.	Offic
Vcc/AVcc	Power supply voltage			1.8		5.5	V
Vss/AVss	Power supply voltage				0	_	V
VIH	Input high voltage	Other than CMOS input		0.8 Vcc	_	Vcc	V
		CMOS input	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	l	Vcc	V
			$2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$	0.7 Vcc	l	Vcc	V
			1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	l	Vcc	V
VIL	Input low voltage	Other than CMOS input		0	l	0.2 Vcc	V
		CMOS input	4.0 V ≤ Vcc ≤ 5.5 V	0	l	0.4 Vcc	V
			2.7 V ≤ Vcc < 4.0 V	0	_	0.3 Vcc	V
			1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
IOH(sum)	Peak sum output high current	Sum of all pins IOH(peak)		_	_	-160	mA
IOH(sum)	Average sum output high current	Sum of all pins IOH(avg)		_	_	-80	mA
IOH(peak)	Peak output high current		When drive capacity is low	_	_	-10	mΑ
			When drive capacity is high (5)	_	_	-40	mA
IOH(avg)	Average output high curren	t	When drive capacity is low	_	_	-5	mA
			When drive capacity is high (5)	_		-20	mA
IOL(sum)	Peak sum output low current	Sum of all pins IOL(peak)		_		160	mA
IOL(sum)	Average sum output low current	Sum of all pins IOL(avg)		_		80	mA
IOL(peak)	Peak output low current		When drive capacity is low	_		10	mΑ
			When drive capacity is high (5)	_		40	mA
IOL(avg)	Average output low current		When drive capacity is low		_	5	mA
			When drive capacity is high (5)	_		20	mA
f(XIN)	XIN oscillation frequency		2.7 V ≤ Vcc ≤ 5.5 V	2	_	20	MHz
			1.8 V ≤ Vcc < 2.7 V	2	_	5	MHz
	XIN clock input oscillation f	requency	2.7 V ≤ Vcc ≤ 5.5 V	0	_	20	MHz
			1.8 V ≤ Vcc < 2.7 V	0	_	5	MHz
fHOCO	High-speed on-chip oscillat	or oscillation frequency (3)	1.8 V ≤ Vcc ≤ 5.5 V	_	20	_	MHz
fLOCO	Low-speed on-chip oscillate	or oscillation frequency (4)	1.8 V ≤ Vcc ≤ 5.5 V	_	125	_	kHz
_	System clock frequency	· · · · ·	2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
fs	CPU clock frequency		2.7 V ≤ Vcc ≤ 5.5 V	0	_	20	MHz
			1.8 V ≤ Vcc < 2.7 V	0	_	5	MHz

- 1. Vcc = 1.8 V to 5.5 V and Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. For details, see Table 4.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics.
- 4. For details, see Table 4.11 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics.
- 5. The pins with high drive capacity are P1_2, P1_3, P1_4, P1_5, P3_3, P3_4, P3_5, and P3_7.




Figure 4.1 Ports P1, P3, and P4 Timing Measurement Circuit

Cumbal	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		10,000 (3)	_	_	times
_	Byte programming time		_	150	_	μS
_	Block erase time		_	0.05	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	0.25 + CPU clock × 3 cycles	ms
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly stopped until reading is enabled		_	_	30 + CPU clock × 1 cycle	μS
_	Program/erase voltage		1.8	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program/erase temperature		-20 (N version)	_	85	°C
			-40 (D version)	_	85	°C
_	Data hold time (7)	Ambient temperature = 85 °C	10	_	_	years

Table 4.6 Flash Memory (Blocks A and B of Data Flash) Electrical Characteristics

- 1. Vcc = 2.7 V to 5.5 V and Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), unless otherwise specified.
- 2. Definition of program/erase endurance
 - The number of program/erase cycles is defined on a per-block basis.
 - If the number of cycles is 10,000, each block can be erased 10,000 times.
 - For example, if 1,024 cycles of 1-byte-write are performed to different addresses in 1 Kbyte of block A, and then the block is erased, the number of cycles is counted as one. Note, however, that the same address must not be programmed more than once before completion of an erase (overwriting prohibited).
- 3. This indicates the number of times up to which all electrical characteristics can be guaranteed after the last programming/ erase operation. Operation is guaranteed for any number of operations in the range of 1 to the specified minimum (Min).
- 4. In a system that executes multiple program operations, the actual erase count can be reduced by shifting the write addresses in sequence and programming so that as much of the flash memory as possible is used before performing an erase operation. For example, when programming in 16-byte units, the effective number of rewrites can be minimized by programming up to 128 units before erasing them all in one operation. It is also advisable to retain data on the number of erase operations for each block and establish a limit for the number of erase operations performed.
- 5. If an error occurs during a block erase, execute a clear status register command and then a block erase command at least three times until the erase error does not occur.
- 6. For information on the program/erase failure rate, contact a Renesas technical support representative.
- 7. The data hold time includes the time that the power supply is off and the time the clock is not supplied.





Figure 4.2 Transition Time until Suspend

Table 4.9 Power-On Reset Circuit (2)

Symbol Parameter		Condition -		Unit		
Symbol	Min.		Тур.	Max.	Offic	
trth	External power Vcc rise gradient		0	_	50,000	mV/msec

- 1. The measurement condition is Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable the voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- 1. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. For details, see **7. Voltage Detection Circuit** in the User's Manual: Hardware.
- 2. tw(por) is required for a power-on reset to be enabled with the external power Vcc held below the valid voltage (0.5 V) to enable a power-on reset. When Vcc decreases with voltage monitor 0 reset disabled and then turns on, maintain tw(por) for 1 ms or more.

Figure 4.3 Power-On Reset Circuit Electrical Characteristics

Table 4.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Package	Condition		Unit		
Symbol	Farameter	Fackage	Condition	Min.	Тур.	Max.	Offic
_	High-speed on-chip oscillator frequency after reset is	14-pin TSSOP 20-pin LSSOP	Vcc = 1.8 V to 5.5 V, -20 °C ≤ Topr ≤ 85 °C	19.2	20.0	20.8	MHz
	cleared	14-pin DIP 20-pin DIP		19.0	20.0	21.0	MHz
		14-pin TSSOP 20-pin LSSOP	Vcc = 1.8 V to 5.5 V, -40 °C ≤ Topr ≤ 85 °C	19.0	20.0	21.0	MHz
	High-speed on-chip oscillator frequency when the FR18S0	14-pin TSSOP 20-pin LSSOP	Vcc = 1.8 V to 5.5 V, -20 °C ≤ Topr ≤ 85 °C	17.694	18.432	19.169	MHz
	register adjustment value is written into the FRV1 register and the FR18S1 register adjustment value into the FRV2 register ⁽²⁾	14-pin DIP 20-pin DIP		17.510	18.432	19.353	MHz
		14-pin TSSOP 20-pin LSSOP	Vcc = 1.8 V to 5.5 V, -40 °C ≤ Topr ≤ 85 °C	17.510	18.432	19.353	MHz
_	Oscillation stabilization time	_		_	_	30	μS
	Self power consumption at oscillation	_	Vcc = 5.0 V, Topr = 25 °C	_	530	_	μА

- 1. Vcc = 1.8 V to 5.5 V, Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0 % when the serial interface is used in UART mode.

Table 4.11 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
		Condition	Min.	Тур.	Max.	Offic
fLOCO	Low-speed on-chip oscillator frequency		60	125	250	kHz
	Oscillation stabilization time		_	_	35	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	2	_	μА

Note:

1. Vcc = 1.8 V to 5.5 V, Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), unless otherwise specified.

Table 4.12 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	raiailietei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		_	_	2,000	μS
	during power on V					

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = 25 $^{\circ}$ C.
- 2. Wait time until the internal power supply generation circuit stabilizes during power-on.

Table 4.13 DC Characteristics (1) [4.0 V \leq Vcc \leq 5.5 V]

Cymphol	Parameter		Condition		Standard			Unit
Symbol Parameter		Cond	Condition		Тур.	Max.	Offic	
Voн	Output high voltage	P1_2, P1_3, P1_4, P1_5, P3_3, P3_4, P3_5, P3_7 (2)	When drive capacity is high	Iон = -20 mA	Vcc - 2.0	_	Vcc	V
			When drive capacity is low	Iон = -5 mA	Vcc - 2.0	_	Vcc	V
		P1_0, P1_1, P1_6, P1_7, P4_2, P4_5, P4_6, P4_7, PA_0		Iон = -5 mA	Vcc - 2.0	_	Vcc	V
Vol	Output low voltage	P1_2, P1_3, P1_4, P1_5, P3_3, P3_4, P3_5, P3_7 (2)	When drive capacity is high	IoL = 20 mA	_	_	2.0	V
			When drive capacity is low	IOL = 5 mA	_	_	2.0	V
		P1_0, P1_1, P1_6, P1_7, P4_2, P4_5, P4_6, P4_7, PA_0		IOL = 5 mA		_	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRJIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, RXD0, CLK0	Vcc = 5 V		0.1	1.2	_	V
		RESET	Vcc = 5 V		0.1	1.2	_	V
Іін	Input high current		VI = 5 V, Vcc = 5	5.0 V	_	_	5.0	μА
lı∟	Input low current		VI = 0 V, VCC = 5	5.0 V	_	_	-5.0	μΑ
RPULLUP	Pull-up resistance		$V_1 = 0 V$, $V_2 = 5$	5.0 V	25	50	100	kΩ
RfXIN	Feedback resistance XIN			<u> </u>	_	2.2	_	MΩ
VRAM	RAM hold voltage		In stop mode		1.8	_	_	V

^{1. 4.0} V ≤ Vcc ≤ 5.5 V and Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), f(XIN) = 20 MHz, unless otherwise specified.

^{2.} High drive capacity can also be used while the peripheral output function is used.

Timing Requirements (Vcc = 3 V, Vss = 0 V at Topr = 25 °C, unless otherwise specified)

Table 4.21 External Clock Input (XIN)

Symbol	Parameter		Standard		
	Farameter	Min.	Max.	Unit	
tc(XIN)	XIN input cycle time	50	_	ns	
twh(xin)	XIN input high width	24	_	ns	
twl(XIN)	XIN input low width	24	_	ns	




Figure 4.8 External Clock Input Timing When Vcc = 3 V

Table 4.22 TRJIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRJIO)	TRJIO input cycle time 300 -				
twh(trjio)	TRJIO input high width 120 —				
tWL(TRJIO)	TRJIO input low width 120 —				




Figure 4.9 TRJIO Input Timing When Vcc = 3 V

Table	1 23	Serial Interface	
Table	4.Z3	Seriai interiace	

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLK0 input cycle time	300	_	ns	
tw(ckh)	CLK0 input high width	150	_	ns	
tw(ckl)	CLK0 input low width	150	_	ns	
td(C-Q)	TXD0 output delay time	_	80	ns	
th(C-Q)	TXD0 hold time	0	_	ns	
tsu(D-C)	RXD0 input setup time	70	_	ns	
th(C-D)	RXD0 input hold time	90	_	ns	




Figure 4.10 Serial Interface Timing When Vcc = 3 V

Table 4.24 External Interrupt INTi Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tW(INH)	INTi input high width, Kli input high width	380 (1)	_	ns	
tW(INL)	INTi input low width, Kli input low width 380 (2) —				

- 1. When the digital filter is enabled by the $\overline{\text{INTi}}$ input filter select bit, the $\overline{\text{INTi}}$ input high width is (1/digital filter clock frequency × 3) or the minimum value of the standard, whichever is greater.
- 2. When the digital filter is enabled by the $\overline{\text{INTi}}$ input filter select bit, the $\overline{\text{INTi}}$ input low width is (1/digital filter clock frequency × 3) or the minimum value of the standard, whichever is greater.







Figure 4.11 Timing for External Interrupt INTi Input and Key Input Interrupt Kli When Vcc = 3 V


Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.









REVISION HISTORY

R8C/M11A Group, R8C/M12A Group Datasheet

Rev.	Doto		Description
Rev.	Date	Page	Summary
0.01	Jan 14, 2010	_	First Edition issued
0.10	Aug 25, 2010	_	Document No. "REJ03B0308" → "R01DS0010EJ"
		2, 3	1.1.2 Differences between Groups added
		4	Table 1.3 "Reset by voltage detection 0" deleted
		5	Table 1.4 " ROM: VCC = 2.7 V to 5.5 V" \rightarrow " ROM: VCC = 1.8 V to 5.5 V", "1,000 times (program ROM)" \rightarrow "10,000 times (program ROM)", Note 1 added
		6	Table 1.5 revised
		8	Figures 1.3 and 1.4 revised
		9	Table 1.6 revised
		11 to 43	2. Central Processing Unit (CPU), 3. Address Space, 4. Electrical Characteristics added
1.00	May 31, 2012	All pages	"Preliminary" and "Under development" deleted
		1	1.1 revised
		3	Table 1.2 revised
		4	Table 1.3 revised
		5	Table 1.4 Note 1 revised
		6	Table 1.5 revised
		10	Table 1.7 revised
		15	Table 3.1 revised
		18	Table 3.4 revised
		23	Table 3.9 Notes 1 and 2 revised
		26	Table 4.3 revised
		31	Table 4.10 and 4.11 revised, Note3 deleted
		45	Package added
2.00	May 31, 2012	4	"Under development" deleted
		9	Table 1.6 "Voltage detection circuit" deleted
		26	Table 4.3 revised

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries, (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Ha Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 nunLu Haidian District, Beijing 100083, P.R.China

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-588-5141