

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Not For New Designs   |
| Core Processor             | R8C   |
| Core Size                  | 16-Bit  |
| Speed                      | 20MHz   |
| Connectivity               | UART/USART  |
| Peripherals                | POR, PWM, Voltage Detect, WDT   |
| Number of I/O              | 17  |
| Program Memory Size        | 4KB (4K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 384 x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 6x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 20-LSSOP (0.173", 4.40mm Width)   |
| Supplier Device Package    | 20-LSSOP  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2m121adsp-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2m121adsp-u0</a> |

### 1.1.3 Specifications


Tables 1.3 and 1.4 outline the Specifications.

**Table 1.3 Specifications (1)**


| Item              | Function                  | Description  |
|-------------------|---------------------------|--|
| CPU               | Central processing unit   | R8C CPU core <ul style="list-style-type: none"> <li>• Number of fundamental instructions: 89</li> <li>• Minimum instruction execution time:               <ul style="list-style-type: none"> <li>50 ns (<math>f(XIN) = 20\text{ MHz}</math>, <math>VCC = 2.7\text{ V to }5.5\text{ V}</math>)</li> <li>200 ns (<math>f(XIN) = 5\text{ MHz}</math>, <math>VCC = 1.8\text{ V to }5.5\text{ V}</math>)</li> </ul> </li> <li>• Multiplier: 16 bits <math>\times</math> 16 bits <math>\rightarrow</math> 32 bits</li> <li>• Multiply-accumulate instruction: 16 bits <math>\times</math> 16 bits + 32 bits <math>\rightarrow</math> 32 bits</li> <li>• Operating mode: Single-chip mode (address space: 1 Mbyte)</li> </ul> |
| Memory            | ROM, RAM, data flash      | See <b>Table 1.5 Product List</b> .  |
| Reset sources     |                           | <ul style="list-style-type: none"> <li>• Hardware reset by <math>\overline{\text{RESET}}</math></li> <li>• Power-on reset</li> <li>• Watchdog timer reset</li> <li>• Software reset</li> <li>• Reset by voltage detection 0</li> </ul>   |
| Voltage detection | Voltage detection circuit | Voltage detection with two check points:<br>Voltage detection 0, voltage detection 1 (detection levels selectable)   |
| Watchdog timer    |                           | <ul style="list-style-type: none"> <li>• 14 bits <math>\times</math> 1 (with prescaler)</li> <li>• Reset start function selectable</li> <li>• Count source protection function selectable</li> <li>• Periodic timer function selectable</li> </ul>   |
| Clock             | Clock generation circuits | <ul style="list-style-type: none"> <li>• 3 circuits: XIN clock oscillation circuit, high-speed on-chip oscillator (with frequency adjustment function), low-speed on-chip oscillator</li> <li>• Oscillation stop detection: XIN clock oscillation stop detection function</li> <li>• Clock frequency divider circuit integrated</li> </ul>   |
| Power control     |                           | <ul style="list-style-type: none"> <li>• Standard operating mode</li> <li>• Wait mode (CPU stopped, peripheral functions in operation)</li> <li>• Stop mode (CPU and peripheral functions stopped)</li> </ul>  |
| Interrupts        |                           | <ul style="list-style-type: none"> <li>• Number of interrupt vectors: 69</li> <li>• External interrupt inputs: 8 (<math>\overline{\text{INT}} \times 4</math>, key input <math>\times 4</math>)</li> <li>• Priority levels: 2</li> </ul>   |
| I/O ports         | Programmable I/O ports    | <ul style="list-style-type: none"> <li>• CMOS I/O: 17 (pull-up resistor selectable)</li> <li>• High-current drive ports: 8</li> </ul>  |
| Timer             | Timer RJ2                 | 16 bits $\times$ 1<br>Timer mode, pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode  |
|                   | Timer RB2                 | 8 bits $\times$ 1 (with 8-bit prescaler) or 16 bits $\times$ 1 (selectable)<br>Timer mode, programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode   |
|                   | Timer RC                  | 16 bits $\times$ 1 (with 4 capture/compare registers)<br>Timer mode (output compare function, input capture function), PWM mode (3 outputs), PWM2 mode (1 PWM output)  |
| Serial interface  | UART0                     | Clock synchronous serial I/O. Also used for asynchronous serial I/O.   |
| A/D converter     |                           | <ul style="list-style-type: none"> <li>• Resolution: 10 bits <math>\times</math> 6 channels</li> <li>• Sample and hold function, sweep mode</li> </ul>   |
| Comparator B      |                           | 2 circuits   |

## 1.4 Pin Assignment

Figures 1.3 and 1.4 show Pin Assignment (Top View). Table 1.6 lists the Pin Name Information by Pin Number.



**Figure 1.3 R8C/M11A Group Pin Assignment (Top View)**



**Figure 1.4 R8C/M12A Group Pin Assignment (Top View)**

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 through R3.

R0 can be split into high-order (R0H) and low-order (R0L) registers to be used separately as 8-bit data registers. The same applies to R1H and R1L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). In the same way as with R0 and R2, R3 and R1 can be used as a 32-bit data register (R3R1).

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 functions in the same manner as A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register used for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

## 2.5 Program Counter (PC)

PC is a 20-bit register that indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of the FLG register is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated in the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. It must only be set to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0. Otherwise it is set to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value. Otherwise it is set to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow. Otherwise it is set to 0.

**Table 3.4 SFR Information (4) (1)**

| Address | Register Name  | Symbol  | After Reset |
|---------|--|---------|-------------|
| 000C0h  |  |         |             |
| 000C1h  | Open-Drain Control Register 1                          | POD1    | 00h         |
| 000C2h  |  |         |             |
| 000C3h  | Open-Drain Control Register 3                          | POD3    | 00h         |
| 000C4h  | Open-Drain Control Register 4                          | POD4    | 00h         |
| 000C5h  | Port PA Mode Control Register                          | PAMCR   | 00010001b   |
| 000C6h  |  |         |             |
| 000C7h  |  |         |             |
| 000C8h  | Port 1 Function Mapping Register 0                     | PML1    | 00h         |
| 000C9h  | Port 1 Function Mapping Register 1                     | PMH1    | 00h         |
| 000CAh  |  |         |             |
| 000CBh  |  |         |             |
| 000CCh  | Port 3 Function Mapping Register 0                     | PML3    | 00h         |
| 000CDh  | Port 3 Function Mapping Register 1                     | PMH3    | 00h         |
| 000CEh  | Port 4 Function Mapping Register 0                     | PML4    | 00h         |
| 000CFh  | Port 4 Function Mapping Register 1                     | PMH4    | 00h         |
| 000D0h  |  |         |             |
| 000D1h  | Port 1 Function Mapping Expansion Register             | PMH1E   | 00h         |
| 000D2h  |  |         |             |
| 000D3h  |  |         |             |
| 000D4h  |  |         |             |
| 000D5h  | Port 4 Function Mapping Expansion Register             | PMH4E   | 00h         |
| 000D6h  |  |         |             |
| 000D7h  |  |         |             |
| 000D8h  | Timer RJ Counter Register                              | TRJ     | FFh         |
| 000D9h  |  |         | FFh         |
| 000DAh  | Timer RJ Control Register                              | TRJCR   | 00h         |
| 000DBh  | Timer RJ I/O Control Register                          | TRJIOC  | 00h         |
| 000DCh  | Timer RJ Mode Register                                 | TRJMR   | 00h         |
| 000DDh  | Timer RJ Event Select Register                         | TRJISR  | 00h         |
| 000DEh  | Timer RJ Interrupt Control Register                    | TRJIR   | 00h         |
| 000DFh  |  |         |             |
| 000E0h  | Timer RB Control Register                              | TRBCR   | 00h         |
| 000E1h  | Timer RB One-Shot Control Register                     | TRBOCR  | 00h         |
| 000E2h  | Timer RB I/O Control Register                          | TRBIOC  | 00h         |
| 000E3h  | Timer RB Mode Register                                 | TRBMR   | 00h         |
| 000E4h  | Timer RB Prescaler Register (2)                        | TRBPRE  | FFh         |
|         | Timer RB Primary/Secondary Register (Lower 8 Bits) (3) |         |             |
| 000E5h  | Timer RB Primary Register (2)                          | TRBPR   | FFh         |
|         | Timer RB Primary Register (Higher 8 Bits) (3)          |         |             |
| 000E6h  | Timer RB Secondary Register (2)                        | TRBSC   | FFh         |
|         | Timer RB Secondary Register (Higher 8 Bits) (3)        |         |             |
| 000E7h  | Timer RB Interrupt Control Register                    | TRBIR   | 00h         |
| 000E8h  | Timer RC Counter                                       | TRCCNT  | 00h         |
| 000E9h  |  |         | 00h         |
| 000EAh  | Timer RC General Register A                            | TRCGRA  | FFh         |
| 000EBh  |  |         | FFh         |
| 000ECh  | Timer RC General Register B                            | TRCGRB  | FFh         |
| 000EDh  |  |         | FFh         |
| 000EEh  | Timer RC General Register C                            | TRCGRC  | FFh         |
| 000EFh  |  |         | FFh         |
| 000F0h  | Timer RC General Register D                            | TRCGRD  | FFh         |
| 000F1h  |  |         | FFh         |
| 000F2h  | Timer RC Mode Register                                 | TRCMR   | 01001000b   |
| 000F3h  | Timer RC Control Register 1                            | TRCCR1  | 00h         |
| 000F4h  | Timer RC Interrupt Enable Register                     | TRCIER  | 01110000b   |
| 000F5h  | Timer RC Status Register                               | TRCSR   | 01110000b   |
| 000F6h  | Timer RC I/O Control Register 0                        | TRCIOR0 | 10001000b   |
| 000F7h  | Timer RC I/O Control Register 1                        | TRCIOR1 | 10001000b   |
| 000F8h  | Timer RC Control Register 2                            | TRCCR2  | 00011000b   |
| 000F9h  | Timer RC Digital Filter Function Select Register       | TRCDF   | 00h         |
| 000FAh  | Timer RC Output Enable Register                        | TRCOER  | 01111111b   |
| 000FBh  | Timer RC A/D Conversion Trigger Control Register       | TRCADCR | 11110000b   |
| 000FCh  | Timer RC Waveform Output Manipulation Register         | TRCOPR  | 00h         |
| 000FDh  |  |         |             |
| 000FEh  |  |         |             |
| 000FFh  |  |         |             |

## Notes:

1. The blank areas are reserved. No access is allowed.
2. The TCNT16 bit in the TRBMR register is 0.
3. The TCNT16 bit in the TRBMR register is 1.

**Table 3.5 SFR Information (5) (1)**

| Address | Register Name | Symbol | After Reset |
|---------|---------------|--------|-------------|
| 00100h  |               |        |             |
| 00101h  |               |        |             |
| 00102h  |               |        |             |
| 00103h  |               |        |             |
| 00104h  |               |        |             |
| 00105h  |               |        |             |
| 00106h  |               |        |             |
| 00107h  |               |        |             |
| 00108h  |               |        |             |
| 00109h  |               |        |             |
| 0010Ah  |               |        |             |
| 0010Bh  |               |        |             |
| 0010Ch  |               |        |             |
| 0010Dh  |               |        |             |
| 0010Eh  |               |        |             |
| 0010Fh  |               |        |             |
| 00110h  |               |        |             |
| 00111h  |               |        |             |
| 00112h  |               |        |             |
| 00113h  |               |        |             |
| 00114h  |               |        |             |
| 00115h  |               |        |             |
| 00116h  |               |        |             |
| 00117h  |               |        |             |
| 00118h  |               |        |             |
| 00119h  |               |        |             |
| 0011Ah  |               |        |             |
| 0011Bh  |               |        |             |
| 0011Ch  |               |        |             |
| 0011Dh  |               |        |             |
| 0011Eh  |               |        |             |
| 0011Fh  |               |        |             |
| 00120h  |               |        |             |
| 00121h  |               |        |             |
| 00122h  |               |        |             |
| 00123h  |               |        |             |
| 00124h  |               |        |             |
| 00125h  |               |        |             |
| 00126h  |               |        |             |
| 00127h  |               |        |             |
| 00128h  |               |        |             |
| 00129h  |               |        |             |
| 0012Ah  |               |        |             |
| 0012Bh  |               |        |             |
| 0012Ch  |               |        |             |
| 0012Dh  |               |        |             |
| 0012Eh  |               |        |             |
| 0012Fh  |               |        |             |
| 00130h  |               |        |             |
| 00131h  |               |        |             |
| 00132h  |               |        |             |
| 00133h  |               |        |             |
| 00134h  |               |        |             |
| 00135h  |               |        |             |
| 00136h  |               |        |             |
| 00137h  |               |        |             |
| 00138h  |               |        |             |
| 00139h  |               |        |             |
| 0013Ah  |               |        |             |
| 0013Bh  |               |        |             |
| 0013Ch  |               |        |             |
| 0013Dh  |               |        |             |
| 0013Eh  |               |        |             |
| 0013Fh  |               |        |             |

Note:

1. The blank areas are reserved. No access is allowed.

**Table 3.6 SFR Information (6) (1)**

| Address | Register Name | Symbol | After Reset |
|---------|---------------|--------|-------------|
| 00140h  |               |        |             |
| 00141h  |               |        |             |
| 00142h  |               |        |             |
| 00143h  |               |        |             |
| 00144h  |               |        |             |
| 00145h  |               |        |             |
| 00146h  |               |        |             |
| 00147h  |               |        |             |
| 00148h  |               |        |             |
| 00149h  |               |        |             |
| 0014Ah  |               |        |             |
| 0014Bh  |               |        |             |
| 0014Ch  |               |        |             |
| 0014Dh  |               |        |             |
| 0014Eh  |               |        |             |
| 0014Fh  |               |        |             |
| 00150h  |               |        |             |
| 00151h  |               |        |             |
| 00152h  |               |        |             |
| 00153h  |               |        |             |
| 00154h  |               |        |             |
| 00155h  |               |        |             |
| 00156h  |               |        |             |
| 00157h  |               |        |             |
| 00158h  |               |        |             |
| 00159h  |               |        |             |
| 0015Ah  |               |        |             |
| 0015Bh  |               |        |             |
| 0015Ch  |               |        |             |
| 0015Dh  |               |        |             |
| 0015Eh  |               |        |             |
| 0015Fh  |               |        |             |
| 00160h  |               |        |             |
| 00161h  |               |        |             |
| 00162h  |               |        |             |
| 00163h  |               |        |             |
| 00164h  |               |        |             |
| 00165h  |               |        |             |
| 00166h  |               |        |             |
| 00167h  |               |        |             |
| 00168h  |               |        |             |
| 00169h  |               |        |             |
| 0016Ah  |               |        |             |
| 0016Bh  |               |        |             |
| 0016Ch  |               |        |             |
| 0016Dh  |               |        |             |
| 0016Eh  |               |        |             |
| 0016Fh  |               |        |             |
| 00170h  |               |        |             |
| 00171h  |               |        |             |
| 00172h  |               |        |             |
| 00173h  |               |        |             |
| 00174h  |               |        |             |
| 00175h  |               |        |             |
| 00176h  |               |        |             |
| 00177h  |               |        |             |
| 00178h  |               |        |             |
| 00179h  |               |        |             |
| 0017Ah  |               |        |             |
| 0017Bh  |               |        |             |
| 0017Ch  |               |        |             |
| 0017Dh  |               |        |             |
| 0017Eh  |               |        |             |
| 0017Fh  |               |        |             |

Note:

1. The blank areas are reserved. No access is allowed.

**Table 3.7 SFR Information (7) (1)**

| Address | Register Name                            | Symbol   | After Reset |
|---------|--|----------|-------------|
| 00180h  | Comparator B Control Register            | WCMPR    | 00h         |
| 00181h  | Comparator B1 Interrupt Control Register | WCB1INTR | 00h         |
| 00182h  | Comparator B3 Interrupt Control Register | WCB3INTR | 00h         |
| 00183h  |  |          |             |
| 00184h  |  |          |             |
| 00185h  |  |          |             |
| 00186h  |  |          |             |
| 00187h  |  |          |             |
| 00188h  |  |          |             |
| 00189h  |  |          |             |
| 0018Ah  |  |          |             |
| 0018Bh  |  |          |             |
| 0018Ch  |  |          |             |
| 0018Dh  |  |          |             |
| 0018Eh  |  |          |             |
| 0018Fh  |  |          |             |
| 00190h  |  |          |             |
| 00191h  |  |          |             |
| 00192h  |  |          |             |
| 00193h  |  |          |             |
| 00194h  |  |          |             |
| 00195h  |  |          |             |
| 00196h  |  |          |             |
| 00197h  |  |          |             |
| 00198h  |  |          |             |
| 00199h  |  |          |             |
| 0019Ah  |  |          |             |
| 0019Bh  |  |          |             |
| 0019Ch  |  |          |             |
| 0019Dh  |  |          |             |
| 0019Eh  |  |          |             |
| 0019Fh  |  |          |             |
| 001A0h  |  |          |             |
| 001A1h  |  |          |             |
| 001A2h  |  |          |             |
| 001A3h  |  |          |             |
| 001A4h  |  |          |             |
| 001A5h  |  |          |             |
| 001A6h  |  |          |             |
| 001A7h  |  |          |             |
| 001A8h  |  |          |             |
| 001A9h  | Flash Memory Status Register             | FST      | 10000000b   |
| 001AAh  | Flash Memory Control Register 0          | FMR0     | 00h         |
| 001ABh  | Flash Memory Control Register 1          | FMR1     | 00h         |
| 001ACh  | Flash Memory Control Register 2          | FMR2     | 00h         |
| 001ADh  | Flash Memory Refresh Control Register    | FREFR    | 00h         |
| 001AEh  |  |          |             |
| 001AFh  |  |          |             |
| 001B0h  |  |          |             |
| 001B1h  |  |          |             |
| 001B2h  |  |          |             |
| 001B3h  |  |          |             |
| 001B4h  |  |          |             |
| 001B5h  |  |          |             |
| 001B6h  |  |          |             |
| 001B7h  |  |          |             |
| 001B8h  |  |          |             |
| 001B9h  |  |          |             |
| 001BAh  |  |          |             |
| 001BBh  |  |          |             |
| 001BCh  |  |          |             |
| 001BDh  |  |          |             |
| 001BEh  |  |          |             |
| 001BFh  |  |          |             |

Note:

1. The blank areas are reserved. No access is allowed.



**Table 3.8 SFR Information (8) (1)**

| Address | Register Name                             | Symbol  | After Reset |
|---------|---|---------|-------------|
| 001C0h  | Address Match Interrupt Register 0        | AIADR0L | 00h         |
| 001C1h  |   | AIADR0M | 00h         |
| 001C2h  |   | AIADR0H | 00h         |
| 001C3h  | Address Match Interrupt Enable Register 0 | AIEN0   | 00h         |
| 001C4h  | Address Match Interrupt Register 1        | AIADR1L | 00h         |
| 001C5h  |   | AIADR1M | 00h         |
| 001C6h  |   | AIADR1H | 00h         |
| 001C7h  | Address Match Interrupt Enable Register 1 | AIEN1   | 00h         |
| 001C8h  |   |         |             |
| 001C9h  |   |         |             |
| 001CAh  |   |         |             |
| 001CBh  |   |         |             |
| 001CCh  |   |         |             |
| 001CDh  |   |         |             |
| 001CEh  |   |         |             |
| 001CFh  |   |         |             |
| 001D0h  |   |         |             |
| 001D1h  |   |         |             |
| 001D2h  |   |         |             |
| 001D3h  |   |         |             |
| 001D4h  |   |         |             |
| 001D5h  |   |         |             |
| 001D6h  |   |         |             |
| 001D7h  |   |         |             |
| 001D8h  |   |         |             |
| 001D9h  |   |         |             |
| 001DAh  |   |         |             |
| 001DBh  |   |         |             |
| 001DCh  |   |         |             |
| 001DDh  |   |         |             |
| 001DEh  |   |         |             |
| 001DFh  |   |         |             |
| 001E0h  |   |         |             |
| 001E1h  |   |         |             |
| 001E2h  |   |         |             |
| 001E3h  |   |         |             |
| 001E4h  |   |         |             |
| 001E5h  |   |         |             |
| 001E6h  |   |         |             |
| 001E7h  |   |         |             |
| 001E8h  |   |         |             |
| 001E9h  |   |         |             |
| 001EAh  |   |         |             |
| 001EBh  |   |         |             |
| 001EC   |   |         |             |
| 001EDh  |   |         |             |
| 001EEh  |   |         |             |
| 001EFh  |   |         |             |
| 001F0h  |   |         |             |
| 001F1h  |   |         |             |
| 001F2h  |   |         |             |
| 001F3h  |   |         |             |
| 001F4h  |   |         |             |
| 001F5h  |   |         |             |
| 001F6h  |   |         |             |
| 001F7h  |   |         |             |
| 001F8h  |   |         |             |
| 001F9h  |   |         |             |
| 001FAh  |   |         |             |
| 001FBh  |   |         |             |
| 001FCh  |   |         |             |
| 001FDh  |   |         |             |
| 001FEh  |   |         |             |
| 001FFh  |   |         |             |

Note:

1. The blank areas are reserved. No access is allowed.

**Table 3.9 ID Code Area and Option Function Select Area**

| Address | Area Name                         | Symbol | After Reset |
|---------|-----------------------------------|--------|-------------|
| ⋮       |                                   |        |             |
| 0FFDBh  | Option Function Select Register 2 | OFS2   | (Note 1)    |
| ⋮       |                                   |        |             |
| 0FFDFh  | ID1                               |        | (Note 2)    |
| ⋮       |                                   |        |             |
| 0FFE3h  | ID2                               |        | (Note 2)    |
| ⋮       |                                   |        |             |
| 0FFEBh  | ID3                               |        | (Note 2)    |
| ⋮       |                                   |        |             |
| 0FFEFh  | ID4                               |        | (Note 2)    |
| ⋮       |                                   |        |             |
| 0FFF3h  | ID5                               |        | (Note 2)    |
| ⋮       |                                   |        |             |
| 0FFF7h  | ID6                               |        | (Note 2)    |
| ⋮       |                                   |        |             |
| 0FFFBh  | ID7                               |        | (Note 2)    |
| ⋮       |                                   |        |             |
| 0FFFFh  | Option Function Select Register   | OFS    | (Note 1)    |

**Notes:**


1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.  
Do not perform an additional write to the option function select area. Erasure of the block including the option function select area causes the option function select area to be set to FFh.  
When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.  
When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
2. The ID code area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.  
Do not perform an additional write to the ID code area. Erasure of the block including the ID code area causes the ID code area to be set to FFh.  
When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user.  
When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

**Table 4.2 Recommended Operating Conditions**

| Symbol                            | Parameter  |  | Condition                                  | Standard             |      |                     | Unit |
|-----------------------------------|--|--|--|----------------------|------|---------------------|------|
|                                   |  |  |  | Min.                 | Typ. | Max.                |      |
| V <sub>CC</sub> /AV <sub>CC</sub> | Power supply voltage   |  |  | 1.8                  | —    | 5.5                 | V    |
| V <sub>SS</sub> /AV <sub>SS</sub> | Power supply voltage   |  |  | —                    | 0    | —                   | V    |
| V <sub>IH</sub>                   | Input high voltage   | Other than CMOS input                  |  | 0.8 V <sub>CC</sub>  | —    | V <sub>CC</sub>     | V    |
|                                   |  | CMOS input                             | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V            | 0.65 V <sub>CC</sub> | —    | V <sub>CC</sub>     | V    |
|                                   |  |  | 2.7 V ≤ V <sub>CC</sub> < 4.0 V            | 0.7 V <sub>CC</sub>  | —    | V <sub>CC</sub>     | V    |
|                                   |  |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V            | 0.8 V <sub>CC</sub>  | —    | V <sub>CC</sub>     | V    |
| V <sub>IL</sub>                   | Input low voltage  | Other than CMOS input                  |  | 0                    | —    | 0.2 V <sub>CC</sub> | V    |
|                                   |  | CMOS input                             | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V            | 0                    | —    | 0.4 V <sub>CC</sub> | V    |
|                                   |  |  | 2.7 V ≤ V <sub>CC</sub> < 4.0 V            | 0                    | —    | 0.3 V <sub>CC</sub> | V    |
|                                   |  |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V            | 0                    | —    | 0.2 V <sub>CC</sub> | V    |
| I <sub>OH</sub> (sum)             | Peak sum output high current                                       | Sum of all pins I <sub>OH</sub> (peak) |  | —                    | —    | -160                | mA   |
| I <sub>OH</sub> (sum)             | Average sum output high current                                    | Sum of all pins I <sub>OH</sub> (avg)  |  | —                    | —    | -80                 | mA   |
| I <sub>OH</sub> (peak)            | Peak output high current   |  | When drive capacity is low                 | —                    | —    | -10                 | mA   |
|                                   |  |  | When drive capacity is high <sup>(5)</sup> | —                    | —    | -40                 | mA   |
| I <sub>OH</sub> (avg)             | Average output high current  |  | When drive capacity is low                 | —                    | —    | -5                  | mA   |
|                                   |  |  | When drive capacity is high <sup>(5)</sup> | —                    | —    | -20                 | mA   |
| I <sub>OL</sub> (sum)             | Peak sum output low current  | Sum of all pins I <sub>OL</sub> (peak) |  | —                    | —    | 160                 | mA   |
| I <sub>OL</sub> (sum)             | Average sum output low current                                     | Sum of all pins I <sub>OL</sub> (avg)  |  | —                    | —    | 80                  | mA   |
| I <sub>OL</sub> (peak)            | Peak output low current  |  | When drive capacity is low                 | —                    | —    | 10                  | mA   |
|                                   |  |  | When drive capacity is high <sup>(5)</sup> | —                    | —    | 40                  | mA   |
| I <sub>OL</sub> (avg)             | Average output low current   |  | When drive capacity is low                 | —                    | —    | 5                   | mA   |
|                                   |  |  | When drive capacity is high <sup>(5)</sup> | —                    | —    | 20                  | mA   |
| f(XIN)                            | XIN oscillation frequency  |  | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V            | 2                    | —    | 20                  | MHz  |
|                                   |  |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V            | 2                    | —    | 5                   | MHz  |
|                                   | XIN clock input oscillation frequency                              |  | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V            | 0                    | —    | 20                  | MHz  |
|                                   |  |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V            | 0                    | —    | 5                   | MHz  |
| fHOCO                             | High-speed on-chip oscillator oscillation frequency <sup>(3)</sup> |  | 1.8 V ≤ V <sub>CC</sub> ≤ 5.5 V            | —                    | 20   | —                   | MHz  |
| fLOCO                             | Low-speed on-chip oscillator oscillation frequency <sup>(4)</sup>  |  | 1.8 V ≤ V <sub>CC</sub> ≤ 5.5 V            | —                    | 125  | —                   | kHz  |
| —                                 | System clock frequency   |  | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V            | —                    | —    | 20                  | MHz  |
|                                   |  |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V            | —                    | —    | 5                   | MHz  |
| f <sub>s</sub>                    | CPU clock frequency  |  | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V            | 0                    | —    | 20                  | MHz  |
|                                   |  |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V            | 0                    | —    | 5                   | MHz  |

Notes:

1. V<sub>CC</sub> = 1.8 V to 5.5 V and T<sub>opr</sub> = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.
3. For details, see **Table 4.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics**.
4. For details, see **Table 4.11 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics**.
5. The pins with high drive capacity are P1\_2, P1\_3, P1\_4, P1\_5, P3\_3, P3\_4, P3\_5, and P3\_7.

**Figure 4.1 Ports P1, P3, and P4 Timing Measurement Circuit**

**Table 4.5 Flash Memory (Program ROM) Electrical Characteristics**

| Symbol                           | Parameter   | Condition                   | Standard              |      |                                | Unit  |
|----------------------------------|---|-----------------------------|-----------------------|------|--------------------------------|-------|
|                                  |   |                             | Min.                  | Typ. | Max.                           |       |
| —                                | Program/erase endurance <sup>(2)</sup>                                    |                             | 10,000 <sup>(3)</sup> | —    | —                              | times |
| —                                | Byte programming time<br>(program/erase endurance ≤ 1,000 times)          |                             | —                     | 80   | —                              | μs    |
| —                                | Byte programming time<br>(program/erase endurance > 1,000 times)          |                             | —                     | 160  | —                              | μs    |
| —                                | Block erase time  |                             | —                     | 0.12 | —                              | s     |
| t <sub>d</sub> (SR-SUS)          | Transition time to suspend  |                             | —                     | —    | 0.25 + CPU clock<br>× 3 cycles | ms    |
| —                                | Time from suspend until erase restart                                     |                             | —                     | —    | 30 + CPU clock<br>× 1 cycle    | μs    |
| t <sub>d</sub> (CMDRST<br>READY) | Time from when command is forcibly<br>terminated until reading is enabled |                             | —                     | —    | 30 + CPU clock<br>× 1 cycle    | μs    |
| —                                | Program/erase voltage   |                             | 1.8                   | —    | 5.5                            | V     |
| —                                | Read voltage  |                             | 1.8                   | —    | 5.5                            | V     |
| —                                | Program/erase temperature   |                             | 0                     | —    | 60                             | °C    |
| —                                | Data hold time <sup>(7)</sup>   | Ambient temperature = 85 °C | 10                    | —    | —                              | years |

**Notes:**

1. V<sub>cc</sub> = 2.7 V to 5.5 V and T<sub>opr</sub> = 0 °C to 60 °C, unless otherwise specified.
2. Definition of program/erase endurance  
The number of program/erase cycles is defined on a per-block basis.  
If the number of cycles is 10,000, each block can be erased 10,000 times.  
For example, if 1,024 cycles of 1-byte-write are performed to different addresses in 1 Kbyte of block A, and then the block is erased, the number of cycles is counted as one. Note, however, that the same address must not be programmed more than once before completion of an erase (overwriting prohibited).
3. This indicates the number of times up to which all electrical characteristics can be guaranteed after the last programming/erase operation. Operation is guaranteed for any number of operations in the range of 1 to the specified minimum (Min).
4. In a system that executes multiple programming operations, the actual erase count can be reduced by shifting the write addresses in sequence and programming so that as much of the flash memory as possible is used before performing an erase operation. For example, when programming in 16-byte units, the effective number of rewrites can be minimized by programming up to 128 units before erasing them all in one operation. It is also advisable to retain data on the number of erase operations for each block and establish a limit for the number of erase operations performed.
5. If an error occurs during a block erase, execute a clear status register command and then a block erase command at least three times until the erase error does not occur.
6. For information on the program/erase failure rate, contact a Renesas technical support representative.
7. The data hold time includes the time that the power supply is off and the time the clock is not supplied.

**Table 4.7 Voltage Detection 0 Circuit Electrical Characteristics**

| Symbol  | Parameter   | Condition  | Standard |      |      | Unit |
|---------|---|--|----------|------|------|------|
|         |   |  | Min.     | Typ. | Max. |      |
| Vdet0   | Voltage detection level Vdet0_0 <sup>(2)</sup>                            |  | 1.80     | 1.90 | 2.05 | V    |
|         | Voltage detection level Vdet0_1 <sup>(2)</sup>                            |  | 2.15     | 2.35 | 2.50 | V    |
|         | Voltage detection level Vdet0_2 <sup>(2)</sup>                            |  | 2.70     | 2.85 | 3.05 | V    |
|         | Voltage detection level Vdet0_3 <sup>(2)</sup>                            |  | 3.55     | 3.80 | 4.05 | V    |
| —       | Voltage detection 0 circuit response time <sup>(3)</sup>                  | When Vcc decreases from 5 V to (Vdet0_0 - 0.1) V | —        | 30   | —    | μs   |
| —       | Self power consumption in voltage detection circuit                       | VC0E = 1, Vcc = 5.0 V                            | —        | 1.5  | —    | μA   |
| td(E-A) | Wait time until voltage detection circuit operation starts <sup>(4)</sup> |  | —        | —    | 100  | μs   |

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version).
2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
3. The response time is from when the voltage passes Vdet0 until the voltage monitor 0 reset is generated.
4. The wait time is necessary for the voltage detection circuit to operate when the VC0E bit in the VCA2 register is set to 0 and then 1.

**Table 4.8 Voltage Detection 1 Circuit Electrical Characteristics**

| Symbol  | Parameter   | Condition  | Standard |      |      | Unit |
|---------|---|--|----------|------|------|------|
|         |   |  | Min.     | Typ. | Max. |      |
| Vdet1   | Voltage detection level Vdet1_1 <sup>(2)</sup>                            | When Vcc decreases                               | 2.15     | 2.35 | 2.55 | V    |
|         | Voltage detection level Vdet1_3 <sup>(2)</sup>                            | When Vcc decreases                               | 2.45     | 2.65 | 2.85 | V    |
|         | Voltage detection level Vdet1_5 <sup>(2)</sup>                            | When Vcc decreases                               | 2.75     | 2.95 | 3.15 | V    |
|         | Voltage detection level Vdet1_7 <sup>(2)</sup>                            | When Vcc decreases                               | 3.00     | 3.25 | 3.55 | V    |
|         | Voltage detection level Vdet1_9 <sup>(2)</sup>                            | When Vcc decreases                               | 3.30     | 3.55 | 3.85 | V    |
|         | Voltage detection level Vdet1_B <sup>(2)</sup>                            | When Vcc decreases                               | 3.60     | 3.85 | 4.15 | V    |
|         | Voltage detection level Vdet1_D <sup>(2)</sup>                            | When Vcc decreases                               | 3.90     | 4.15 | 4.45 | V    |
|         | Voltage detection level Vdet1_F <sup>(2)</sup>                            | When Vcc decreases                               | 4.20     | 4.45 | 4.75 | V    |
| —       | Hysteresis width at the rising of Vcc in voltage detection 1 circuit      | Vdet1_1 to Vdet1_5 selected                      | —        | 0.07 | —    | V    |
|         |   | Vdet1_7 to Vdet1_F selected                      | —        | 0.10 | —    | V    |
| —       | Voltage detection 1 circuit response time <sup>(3)</sup>                  | When Vcc decreases from 5 V to (Vdet1_0 - 0.1) V | —        | 60   | 150  | μs   |
| —       | Self power consumption in voltage detection circuit                       | VC1E = 1, Vcc = 5.0 V                            | —        | 1.7  | —    | μA   |
| td(E-A) | Wait time until voltage detection circuit operation starts <sup>(4)</sup> |  | —        | —    | 100  | μs   |

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version).
2. Select the voltage detection level with bits VD1S1 to VD1S3 in the VD1LS register.
3. The response time is from when the voltage passes Vdet1 until the voltage monitor 1 interrupt request is generated.
4. The wait time is necessary for the voltage detection circuit to operate when the VC1E bit in the VCA2 register is set to 0 and then 1.

**Table 4.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics**

| Symbol | Parameter  | Package                      | Condition  | Standard |        |        | Unit          |
|--------|--|------------------------------|--|----------|--------|--------|---------------|
|        |  |                              |  | Min.     | Typ.   | Max.   |               |
| —      | High-speed on-chip oscillator frequency after reset is cleared   | 14-pin TSSOP<br>20-pin LSSOP | $V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$ ,<br>$-20 \text{ }^{\circ}\text{C} \leq T_{opr} \leq 85 \text{ }^{\circ}\text{C}$ | 19.2     | 20.0   | 20.8   | MHz           |
|        |  | 14-pin DIP<br>20-pin DIP     |  | 19.0     | 20.0   | 21.0   | MHz           |
|        |  | 14-pin TSSOP<br>20-pin LSSOP | $V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$ ,<br>$-40 \text{ }^{\circ}\text{C} \leq T_{opr} \leq 85 \text{ }^{\circ}\text{C}$ | 19.0     | 20.0   | 21.0   | MHz           |
|        | High-speed on-chip oscillator frequency when the FR18S0 register adjustment value is written into the FRV1 register and the FR18S1 register adjustment value into the FRV2 register <sup>(2)</sup> | 14-pin TSSOP<br>20-pin LSSOP | $V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$ ,<br>$-20 \text{ }^{\circ}\text{C} \leq T_{opr} \leq 85 \text{ }^{\circ}\text{C}$ | 17.694   | 18.432 | 19.169 | MHz           |
|        |  | 14-pin DIP<br>20-pin DIP     |  | 17.510   | 18.432 | 19.353 | MHz           |
|        |  | 14-pin TSSOP<br>20-pin LSSOP | $V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$ ,<br>$-40 \text{ }^{\circ}\text{C} \leq T_{opr} \leq 85 \text{ }^{\circ}\text{C}$ | 17.510   | 18.432 | 19.353 | MHz           |
| —      | Oscillation stabilization time   | —                            | —  | —        | —      | 30     | $\mu\text{s}$ |
| —      | Self power consumption at oscillation  | —                            | $V_{CC} = 5.0 \text{ V}$ , $T_{opr} = 25 \text{ }^{\circ}\text{C}$   | —        | 530    | —      | $\mu\text{A}$ |

Notes:

1.  $V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$ ,  $T_{opr} = -20 \text{ }^{\circ}\text{C to } 85 \text{ }^{\circ}\text{C}$  (N version)/ $-40 \text{ }^{\circ}\text{C to } 85 \text{ }^{\circ}\text{C}$  (D version), unless otherwise specified.
2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0 % when the serial interface is used in UART mode.

**Table 4.11 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics**

| Symbol            | Parameter                              | Condition  | Standard |      |      | Unit          |
|-------------------|--|--|----------|------|------|---------------|
|                   |  |  | Min.     | Typ. | Max. |               |
| f <sub>LOCO</sub> | Low-speed on-chip oscillator frequency | —  | 60       | 125  | 250  | kHz           |
| —                 | Oscillation stabilization time         | —  | —        | —    | 35   | $\mu\text{s}$ |
| —                 | Self power consumption at oscillation  | $V_{CC} = 5.0 \text{ V}$ , $T_{opr} = 25 \text{ }^{\circ}\text{C}$ | —        | 2    | —    | $\mu\text{A}$ |

Note:

1.  $V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$ ,  $T_{opr} = -20 \text{ }^{\circ}\text{C to } 85 \text{ }^{\circ}\text{C}$  (N version)/ $-40 \text{ }^{\circ}\text{C to } 85 \text{ }^{\circ}\text{C}$  (D version), unless otherwise specified.

**Table 4.12 Power Supply Circuit Timing Characteristics**

| Symbol              | Parameter   | Condition | Standard |      |       | Unit          |
|---------------------|---|-----------|----------|------|-------|---------------|
|                     |   |           | Min.     | Typ. | Max.  |               |
| t <sub>d(P-R)</sub> | Time for internal power supply stabilization during power-on <sup>(2)</sup> | —         | —        | —    | 2,000 | $\mu\text{s}$ |

Notes:

1. The measurement condition is  $V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$  and  $T_{opr} = 25 \text{ }^{\circ}\text{C}$ .
2. Wait time until the internal power supply generation circuit stabilizes during power-on.

**Table 4.13 DC Characteristics (1) [ $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ ]**

| Symbol                           | Parameter           |   | Condition                                     |                          | Standard              |      |                 | Unit |
|----------------------------------|---------------------|---|---|--------------------------|-----------------------|------|-----------------|------|
|                                  |                     |   |   |                          | Min.                  | Typ. | Max.            |      |
| V <sub>OH</sub>                  | Output high voltage | P1_2, P1_3, P1_4, P1_5,<br>P3_3, P3_4, P3_5, P3_7 (2)   | When drive capacity is high                   | I <sub>OH</sub> = -20 mA | V <sub>CC</sub> - 2.0 | —    | V <sub>CC</sub> | V    |
|                                  |                     |   | When drive capacity is low                    | I <sub>OH</sub> = -5 mA  | V <sub>CC</sub> - 2.0 | —    | V <sub>CC</sub> | V    |
|                                  |                     | P1_0, P1_1, P1_6, P1_7,<br>P4_2, P4_5, P4_6, P4_7,<br>PA_0  |   | I <sub>OH</sub> = -5 mA  | V <sub>CC</sub> - 2.0 | —    | V <sub>CC</sub> | V    |
| V <sub>OL</sub>                  | Output low voltage  | P1_2, P1_3, P1_4, P1_5,<br>P3_3, P3_4, P3_5, P3_7 (2)   | When drive capacity is high                   | I <sub>OL</sub> = 20 mA  | —                     | —    | 2.0             | V    |
|                                  |                     |   | When drive capacity is low                    | I <sub>OL</sub> = 5 mA   | —                     | —    | 2.0             | V    |
|                                  |                     | P1_0, P1_1, P1_6, P1_7,<br>P4_2, P4_5, P4_6, P4_7,<br>PA_0  |   | I <sub>OL</sub> = 5 mA   | —                     | —    | 2.0             | V    |
| V <sub>T+</sub> -V <sub>T-</sub> | Hysteresis          | INT0, INT1, INT2, INT3,<br>KI0, KI1, KI2, KI3,<br>TRJIO, TRCIOA, TRCIOB,<br>TRCIOC, TRCIOD,<br>RXD0, CLK0 | V <sub>CC</sub> = 5 V                         |                          | 0.1                   | 1.2  | —               | V    |
|                                  |                     | RESET   | V <sub>CC</sub> = 5 V                         |                          | 0.1                   | 1.2  | —               | V    |
| I <sub>IH</sub>                  | Input high current  |   | V <sub>I</sub> = 5 V, V <sub>CC</sub> = 5.0 V |                          | —                     | —    | 5.0             | μA   |
| I <sub>IL</sub>                  | Input low current   |   | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5.0 V |                          | —                     | —    | -5.0            | μA   |
| R <sub>PULLUP</sub>              | Pull-up resistance  |   | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5.0 V |                          | 25                    | 50   | 100             | kΩ   |
| R <sub>fXIN</sub>                | Feedback resistance | XIN   |   |                          | —                     | 2.2  | —               | MΩ   |
| V <sub>RAM</sub>                 | RAM hold voltage    |   | In stop mode                                  |                          | 1.8                   | —    | —               | V    |

Notes:

1.  $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$  and Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), f(XIN) = 20 MHz, unless otherwise specified.
2. High drive capacity can also be used while the peripheral output function is used.

**Table 4.19 DC Characteristics (3) [ $2.7\text{ V} \leq V_{CC} < 4.0\text{ V}$ ]**

| Symbol  | Parameter           |  | Condition                   |             | Standard  |      |      | Unit |
|---------|---------------------|--|-----------------------------|-------------|-----------|------|------|------|
|         |                     |  |                             |             | Min.      | Typ. | Max. |      |
| VOH     | Output high voltage | P1_2, P1_3, P1_4, P1_5,<br>P3_3, P3_4, P3_5, P3_7 (2)  | When drive capacity is high | IOH = -5 mA | VCC - 0.5 | —    | VCC  | V    |
|         |                     |  | When drive capacity is low  | IOH = -1 mA | VCC - 0.5 | —    | VCC  | V    |
|         |                     | P1_0, P1_1, P1_6, P1_7,<br>P4_2, P4_5, P4_6, P4_7,<br>PA_0   |                             | IOH = -1 mA | VCC - 0.5 | —    | VCC  | V    |
| VOL     | Output low voltage  | P1_2, P1_3, P1_4, P1_5,<br>P3_3, P3_4, P3_5, P3_7 (2)  | When drive capacity is high | IOL = 5 mA  | —         | —    | 0.5  | V    |
|         |                     |  | When drive capacity is low  | IOL = 1 mA  | —         | —    | 0.5  | V    |
|         |                     | P1_0, P1_1, P1_6, P1_7,<br>P4_2, P4_5, P4_6, P4_7,<br>PA_0   |                             | IOL = 1 mA  | —         | —    | 0.5  | V    |
| VT+-VT- | Hysteresis          | INT0, INT1, INT2, INT3,<br>KI0, KI1, KI2, KI3,<br>TRJIO, TRCIOA, TRCIOB,<br>TRCIO, TRCIOD,<br>RXD0, CLK0 | VCC = 3 V                   |             | 0.1       | 0.4  | —    | V    |
|         |                     | RESET  | VCC = 3 V                   |             | 0.1       | 0.5  | —    | V    |
| IIH     | Input high current  |  | VI = 3 V, VCC = 3.0 V       |             | —         | —    | 4.0  | μA   |
| IIL     | Input low current   |  | VI = 0 V, VCC = 3.0 V       |             | —         | —    | -4.0 | μA   |
| RPULLUP | Pull-up resistance  |  | VI = 0 V, VCC = 3.0 V       |             | 42        | 84   | 168  | kΩ   |
| RfXIN   | Feedback resistance | XIN  |                             |             | —         | 2.2  | —    | MΩ   |
| VRAM    | RAM hold voltage    |  | In stop mode                |             | 1.8       | —    | —    | V    |

Notes:

1.  $2.7\text{ V} \leq V_{CC} < 4.0\text{ V}$  and  $T_{opr} = -20\text{ }^{\circ}\text{C}$  to  $85\text{ }^{\circ}\text{C}$  (N version)/ $-40\text{ }^{\circ}\text{C}$  to  $85\text{ }^{\circ}\text{C}$  (D version),  $f(XIN) = 10\text{ MHz}$ , unless otherwise specified.
2. High drive capacity can also be used while the peripheral output function is used.



**Table 4.20 DC Characteristics (4) [2.7 V ≤ V<sub>CC</sub> < 4.0 V]**  
**(Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), unless otherwise specified)**


| Symbol | Parameter                |                                    | Condition           |                    |           |                                  |   |   |  |          |      | Unit |
|--------|--------------------------|------------------------------------|---------------------|--------------------|-----------|----------------------------------|---|---|--|----------|------|------|
|        |                          |                                    | Oscillation Circuit | On-Chip Oscillator |           | CPU Clock                        | Low-Power-Consumption Setting                 | Other   | Standard                                 |          |      |      |
|        |                          |                                    | XIN (2)             | High-Speed         | Low-Speed |                                  |   |   | Min.                                     | Typ. (3) | Max. |      |
| Icc    | Power supply current (1) | High-speed clock mode              | 20 MHz              | Off                | 125 kHz   | No division                      | —   |   | —  | 3.0      | 7.0  | mA   |
|        |                          |                                    | 16 MHz              | Off                | 125 kHz   | No division                      | —   |   | —  | 2.5      | 6.0  | mA   |
|        |                          |                                    | 10 MHz              | Off                | 125 kHz   | No division                      | —   |   | —  | 1.6      | 5.0  | mA   |
|        |                          |                                    | 20 MHz              | Off                | 125 kHz   | Division by 8                    | —   |   | —  | 1.5      | —    | mA   |
|        |                          |                                    | 16 MHz              | Off                | 125 kHz   | Division by 8                    | —   |   | —  | 1.2      | —    | mA   |
|        |                          |                                    | 10 MHz              | Off                | 125 kHz   | Division by 8                    | —   |   | —  | 0.9      | 4.5  | mA   |
|        |                          | High-speed on-chip oscillator mode | Off                 | 20 MHz             | 125 kHz   | No division                      |   |   | —  | 3.5      | 7.5  | mA   |
|        |                          |                                    | Off                 | 20 MHz             | 125 kHz   | Division by 8                    |   |   | —  | 2.0      | —    | mA   |
|        |                          |                                    | Off                 | 10 MHz (4)         | 125 kHz   | No division                      |   |   | —  | 2.2      | —    | mA   |
|        |                          |                                    | Off                 | 10 MHz (4)         | 125 kHz   | Division by 8                    |   |   | —  | 1.4      | —    | mA   |
|        |                          |                                    | Off                 | 4 MHz (4)          | 125 kHz   | Division by 16                   | MSTTRC = 1                                    |   | —  | 1.0      | —    | mA   |
|        |                          | Low-speed on-chip oscillator mode  | Off                 | Off                | 125 kHz   | Division by 8                    | FMR27 = 1<br>LPE = 0                          |   | —  | 60       | 260  | μA   |
|        |                          | Wait mode                          | Off                 | Off                | 125 kHz   | —                                | VC1E = 0<br>VC0E = 0<br>LPE = 1               | Peripheral clock supplied during WAIT instruction execution | —  | 15       | 90   | μA   |
|        |                          |                                    | Off                 | Off                | 125 kHz   | —                                | VC1E = 0<br>VC0E = 0<br>LPE = 1<br>WCKSTP = 1 | Peripheral clock stopped during WAIT instruction execution  | —  | 4.0      | 80   | μA   |
|        |                          |                                    | Stop mode           | Off                | Off       | Off                              | —   | VC1E = 0<br>VC0E = 0<br>STPM = 1                            | Topr = 25 °C<br>Peripheral clock stopped | —        | 1.0  | 4.0  |
|        |                          | Off                                | Off                 | Off                | —         | VC1E = 0<br>VC0E = 0<br>STPM = 1 | Topr = 85 °C<br>Peripheral clock stopped      | —   | 1.5                                      | —        | μA   |      |

Notes:

1. V<sub>CC</sub> = 2.7 V to 4.0 V, single-chip mode, output pins are open, and other pins are connected to V<sub>SS</sub>.
2. When the XIN input is a square wave.
3. V<sub>CC</sub> = 3.0 V
4. Set the system clock to 10 MHz or 4 MHz with the PHISEL register.

**Table 4.29 Serial Interface**


| Symbol        | Parameter              | Standard |      | Unit |
|---------------|------------------------|----------|------|------|
|               |                        | Min.     | Max. |      |
| $t_{c(CK)}$   | CLK0 input cycle time  | 800      | —    | ns   |
| $t_{w(CKH)}$  | CLK0 input high width  | 400      | —    | ns   |
| $t_{w(CKL)}$  | CLK0 input low width   | 400      | —    | ns   |
| $t_{d(C-Q)}$  | TXD0 output delay time | —        | 200  | ns   |
| $t_{h(C-Q)}$  | TXD0 hold time         | 0        | —    | ns   |
| $t_{su(D-C)}$ | RXD0 input setup time  | 150      | —    | ns   |
| $t_{h(C-D)}$  | RXD0 input hold time   | 90       | —    | ns   |

**Figure 4.14 Serial Interface Timing When  $V_{CC} = 2.2\text{ V}$** **Table 4.30 External Interrupt  $\overline{INTi}$  Input, Key Input Interrupt  $\overline{Kli}$  ( $i = 0$  to  $3$ )**

| Symbol       | Parameter   | Standard  |      | Unit |
|--------------|---|-----------|------|------|
|              |   | Min.      | Max. |      |
| $t_{w(INH)}$ | $\overline{INTi}$ input high width, $\overline{Kli}$ input high width | 1,000 (1) | —    | ns   |
| $t_{w(INL)}$ | $\overline{INTi}$ input low width, $\overline{Kli}$ input low width   | 1,000 (2) | —    | ns   |



Notes:



1. When the digital filter is enabled by the  $\overline{INTi}$  input filter select bit, the  $\overline{INTi}$  input high width is  $(1/\text{digital filter clock frequency} \times 3)$  or the minimum value of the standard, whichever is greater.
2. When the digital filter is enabled by the  $\overline{INTi}$  input filter select bit, the  $\overline{INTi}$  input low width is  $(1/\text{digital filter clock frequency} \times 3)$  or the minimum value of the standard, whichever is greater.

**Figure 4.15 Timing for External Interrupt  $\overline{INTi}$  Input and Key Input Interrupt  $\overline{Kli}$  When  $V_{CC} = 2.2\text{ V}$**

## Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.





## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
  2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
  3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
  5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
  6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
  7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
  8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
  9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
  10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
  11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
  12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**  
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-65030, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

**Renesas Electronics Taiwan Co., Ltd.**  
13F, No. 363, Fu Shing North Road, Taipei, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
1 harbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: +65-6213-0200, Fax: +65-6276-8001

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-3390, Fax: +60-3-7955-9510

**Renesas Electronics Korea Co., Ltd.**  
11F., Samik Laved' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141