



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	17
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2m121adsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.1.3 Specifications

Tables 1.3 and 1.4 outline the Specifications.

Table 1.3 Specifications (1)

Item			
unit   Number of fundamental instructions: 89   Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 V to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 V to 5.5 V)   Multiplier: 16 bits x 16 bits → 32 bits   Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits   Operating mode: Single-chip mode (address space: 1 Mbyte)    Memory   ROM, RAM, data flash   Reset sources   Hardware reset by RESET   Power-on reset   Watchdog timer reset   Watchdog timer reset   Software reset   Reset by voltage detection 0			
Minimum instruction execution time:     50 ns (f(XIN) = 20 MHz, VCC = 2.7 V to 5.5 V)     200 ns (f(XIN) = 5 MHz, VCC = 1.8 V to 5.5 V)     • Multiplier: 16 bits × 16 bits → 32 bits     • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits     • Operating mode: Single-chip mode (address space: 1 Mbyte)  Memory ROM, RAM, data flash Reset sources      • Hardware reset by RESET     • Power-on reset     • Watchdog timer reset     • Software reset     • Reset by voltage detection 0  Voltage Voltage detection circuit  Voltage detection 0, voltage detection 1 (detection levels selectable Count source protection function selectable     • Periodic timer function selectable     • Clock Clock generation  • 3 circuits: XIN clock oscillation circuit,			
50 ns (f(XIN) = 20 MHz, VCC = 2.7 V to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 V to 5.5 V) 40 Multiplier: 16 bits × 16 bits → 32 bits 40 Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits 40 Operating mode: Single-chip mode (address space: 1 Mbyte)  Memory  ROM, RAM, data flash  Reset sources  Hardware reset by RESET  Power-on reset Watchdog timer reset Software reset Reset by voltage detection 0  Voltage Voltage detection circuit  Voltage detection 0, voltage detection 1 (detection levels selectable Valtage of the count source protection function selectable Count source protection function selectable Periodic timer function selectable  Clock  Clock Clock generation  See Table 1.5 Product List.  Veltage Table 1.5 Product List.  Voltage Table 1.5 Visually in the count of the			
200 ns (f(XIN) = 5 MHz, VCC = 1.8 V to 5.5 V)  • Multiplier: 16 bits × 16 bits → 32 bits • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bit • Operating mode: Single-chip mode (address space: 1 Mbyte)  Memory  ROM, RAM, data flash  Reset sources  • Hardware reset by RESET • Power-on reset • Watchdog timer reset • Software reset • Reset by voltage detection 0  Voltage detection  Voltage detection vith two check points:  Voltage detection 0, voltage detection 1 (detection levels selectable)  Watchdog timer  • 14 bits × 1 (with prescaler) • Reset start function selectable • Count source protection function selectable • Periodic timer function selectable • Periodic timer function selectable • Clock  Clock Clock generation			
<ul> <li>Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits</li> <li>Operating mode: Single-chip mode (address space: 1 Mbyte)</li> <li>See Table 1.5 Product List.</li> <li>Reset sources</li> <li>Hardware reset by RESET</li> <li>Power-on reset</li> <li>Watchdog timer reset</li> <li>Software reset</li> <li>Reset by voltage detection 0</li> <li>Voltage detection circuit</li> <li>Voltage detection 0, voltage detection 1 (detection levels selectable of the voltage detectable of the voltage detectab</li></ul>			
Memory ROM, RAM, data flash  Reset sources  Hardware reset by RESET Power-on reset Watchdog timer reset Reset by voltage detection 0  Voltage Voltage detection circuit  Voltage detection 0, voltage detection 1 (detection levels selectable) Reset start function selectable Clock  Clock Clock generation  See Table 1.5 Product List.  Veltage 1.5 Product List.  Nesset by RESET Power-on reset Voltage detection 0 Voltage detection 0 Voltage detection 0 Voltage detection 1 (detection levels selectable Voltage detection 1 (detection levels selectable Clock Clock generation  See Table 1.5 Product List.	ole)		
Reset sources  - Hardware reset by RESET - Power-on reset - Watchdog timer reset - Reset by voltage detection 0  Voltage detection detection  Watchdog timer  - Voltage detection with two check points: Voltage detection 0, voltage detection 1 (detection levels selectab)  - 14 bits × 1 (with prescaler) - Reset start function selectable - Count source protection function selectable - Periodic timer function selectable - Clock  Clock Clock generation  - Aradware reset by RESET - Power-on reset - Watchdog timer reset - Voltage detection 0 - Voltage detection 0 - Voltage detection 1 (detection levels selectable - Count source protection function selectable - Periodic timer function selectable - S circuits: XIN clock oscillation circuit,	ole)		
Power-on reset     Watchdog timer reset     Software reset     Reset by voltage detection 0  Voltage detection circuit  Voltage detection with two check points:     Voltage detection 0, voltage detection 1 (detection levels selectable)  Watchdog timer      14 bits × 1 (with prescaler)     Reset start function selectable     Count source protection function selectable     Periodic timer function selectable     Olock  Clock Clock generation  Power-on reset  Watchdog timer reset  • Reset by voltage detection 0  Voltage detection 0, voltage detection 1 (detection levels selectable)  • Reset start function selectable  • Count source protection function selectable  • Periodic timer function selectable  • 3 circuits: XIN clock oscillation circuit,	ole)		
Watchdog timer reset     Software reset     Reset by voltage detection 0  Voltage detection circuit  Watchdog timer      Voltage detection with two check points:     Voltage detection 0, voltage detection 1 (detection levels selectable)      Reset start function selectable     Count source protection function selectable     Periodic timer function selectable  Clock  Clock generation  • Watchdog timer reset  • Coltage detection 0  • Voltage detection 0, voltage detection 1 (detection levels selectable)  • Reset start function selectable  • Count source protection function selectable  • Periodic timer function selectable  • 3 circuits: XIN clock oscillation circuit,	ole)		
Software reset     Reset by voltage detection 0  Voltage detection circuit  Watchdog timer      Valtage detection vith two check points:     Voltage detection 0, voltage detection 1 (detection levels selectable)     Reset start function selectable     Count source protection function selectable     Periodic timer function selectable  Clock  Clock generation  • Software reset     Reset by voltage detection 0  Voltage detection 1 (detection levels selectable     Count source protectable     Periodic timer function selectable     Software reset     Reset by voltage detection 0  Voltage detection 1 (detection levels selectable)     Reset start function selectable     Software reset     Reset by voltage detection 0	ole)		
Reset by voltage detection 0  Voltage detection circuit  Watchdog timer      Valtage detection vith two check points:     Voltage detection 0, voltage detection 1 (detection levels selectable)      Reset start function selectable     Count source protection function selectable     Periodic timer function selectable  Clock  Clock generation  Reset start function selectable Periodic timer function selectable  3 circuits: XIN clock oscillation circuit,	ole)		
Voltage detection circuit  Voltage detection with two check points:  Voltage detection 0, voltage detection 1 (detection levels selectable)  **Reset start function selectable*  Clock  Clock Clock generation  Voltage detection with two check points:  Voltage detection 1, voltage detection 1 (detection levels selectable)  **Reset start function selectable*  Count source protection function selectable  **Periodic timer function selectable*  **3 circuits: XIN clock oscillation circuit,	ole)		
detection   circuit   Voltage detection 0, voltage detection 1 (detection levels selectable	ole)		
Watchdog timer  • 14 bits × 1 (with prescaler)  • Reset start function selectable  • Count source protection function selectable  • Periodic timer function selectable  Clock  Clock generation  • 3 circuits: XIN clock oscillation circuit,	ole)		
Reset start function selectable     Count source protection function selectable     Periodic timer function selectable  Clock Clock generation     3 circuits: XIN clock oscillation circuit,			
Count source protection function selectable     Periodic timer function selectable  Clock Clock generation     3 circuits: XIN clock oscillation circuit,			
Periodic timer function selectable  Clock Clock generation • 3 circuits: XIN clock oscillation circuit,			
Clock Clock generation • 3 circuits: XIN clock oscillation circuit,			
circuits high-speed on-chip oscillator (with frequency adjustment	t function),		
low-speed on-chip oscillator			
Oscillation stop detection: XIN clock oscillation stop detection func	tion		
Clock frequency divider circuit integrated			
Power control • Standard operating mode			
Wait mode (CPU stopped, peripheral functions in operation)			
Stop mode (CPU and peripheral functions stopped)			
Interrupts • Number of interrupt vectors: 69			
<ul> <li>External interrupt inputs: 8 (INT x 4, key input x 4)</li> </ul>			
Priority levels: 2			
I/O ports Programmable I/O • CMOS I/O: 17 (pull-up resistor selectable)			
ports • High-current drive ports: 8			
Timer RJ2 16 bits x 1			
Timer mode, pulse output mode (output level inverted every perio			
event counter mode, pulse width measurement mode, pulse perio	od		
measurement mode			
Timer RB2 8 bits x 1 (with 8-bit prescaler) or 16 bits x 1 (selectable)			
Timer mode, programmable waveform generation mode (PWM ou			
programmable one-shot generation mode, programmable wait on	ie-shot		
generation mode			
Timer RC 16 bits × 1 (with 4 capture/compare registers)			
Timer mode (output compare function, input capture function), PWM mode (3 outputs), PWM2 mode (1 PWM output)			
Serial UART0 Clock synchronous serial I/O. Also used for asynchronous serial I/O interface	).		
A/D converter • Resolution: 10 bits × 6 channels			
<ul> <li>Sample and hold function, sweep mode</li> </ul>			
Comparator B 2 circuits			

### 1.4 Pin Assignment

Figures 1.3 and 1.4 show Pin Assignment (Top View). Table 1.6 lists the Pin Name Information by Pin Number.




Figure 1.3 R8C/M11A Group Pin Assignment (Top View)




Figure 1.4 R8C/M12A Group Pin Assignment (Top View)

### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 through R3. R0 can be split into high-order (R0H) and low-order (R0L) registers to be used separately as 8-bit data registers. The same applies to R1H and R1L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). In the same way as with R0 and R2, R3 and R1 can be used as a 32-bit data register (R3R1).

### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 functions in the same manner as A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16-bit register used for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

### 2.5 Program Counter (PC)

PC is a 20-bit register that indicates the address of the next instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of the FLG register is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated in the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. It must only be set to 0.

### 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0. Otherwise it is set to 0.

### 2.8.4 **Sign Flag (S)**

The S flag is set to 1 when an arithmetic operation results in a negative value. Otherwise it is set to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow. Otherwise it is set to 0.



SFR Information (4) (1) Table 3.4

Address	Register Name	Symbol	After Reset
000C0h		-,	
000C1h	Open-Drain Control Register 1	POD1	00h
000C2h			
000C3h	Open-Drain Control Register 3	POD3	00h
000C4h	Open-Drain Control Register 4	POD4	00h
000C5h	Port PA Mode Control Register	PAMCR	00010001b
000C6h			
000C7h			
000C8h	Port 1 Function Mapping Register 0	PML1	00h
000C9h	Port 1 Function Mapping Register 1	PMH1	00h
000CAh 000CBh			
000CBh	Port 3 Function Mapping Register 0	PML3	00h
000CDh	Port 3 Function Mapping Register 1	PMH3	00h
000CEh	Port 4 Function Mapping Register 0	PML4	00h
000CFh	Port 4 Function Mapping Register 1	PMH4	00h
000D0h	11 3 23 20		
000D1h	Port 1 Function Mapping Expansion Register	PMH1E	00h
000D2h			
000D3h	_		
000D4h			
000D5h	Port 4 Function Mapping Expansion Register	PMH4E	00h
000D6h			
000D7h	T DIO ( D ) (	TD	
000D8h	Timer RJ Counter Register	TRJ	FFh
000D9h	Times DI Control Desirtos	TDIOD	FFh
000DAh	Timer RJ Control Register Timer RJ I/O Control Register	TRJCR TRJIOC	00h 00h
000DBh 000DCh	Timer RJ Mode Register	TRJIOC	00h
000DCh	Timer RJ Event Select Register	TRJISR	00h
000DBh	Timer RJ Interrupt Control Register	TRJIR	00h
000DFh	Timor no monapi control regional	THOIR	0011
000E0h	Timer RB Control Register	TRBCR	00h
000E1h	Timer RB One-Shot Control Register	TRBOCR	00h
000E2h	Timer RB I/O Control Register	TRBIOC	00h
000E3h	Timer RB Mode Register	TRBMR	00h
000E4h	Timer RB Prescaler Register (2)	TRBPRE	FFh
	Timer RB Primary/Secondary Register (Lower 8 Bits) (3)		
000E5h	Timer RB Primary Register (2)	TRBPR	FFh
	Timer RB Primary Register (Higher 8 Bits) (3)		
000E6h	Timer RB Secondary Register (2)	TRBSC	FFh
	Timer RB Secondary Register (Higher 8 Bits) (3)		
000E7h	Timer RB Interrupt Control Register	TRBIR	00h
000E8h	Timer RC Counter	TRCCNT	00h
000E9h			00h
000EAh	Timer RC General Register A	TRCGRA	FFh
000EBh		TROOPS	FFh
000ECh	Timer RC General Register B	TRCGRB	FFh
000EDh	Timer RC General Register C	TRCGRC	FFh FFh
000EEh 000EFh	Initial No General Register C	IKUGKU	FFh
000EFn 000F0h	Timer RC General Register D	TRCGRD	FFh
000F0h	Time No Selicial Negister D	TROOKD	FFh
000F1f1	Timer RC Mode Register	TRCMR	01001000b
000F3h	Timer RC Control Register 1	TRCCR1	00h
000F4h	Timer RC Interrupt Enable Register	TRCIER	01110000b
000F5h	Timer RC Status Register	TRCSR	01110000b
000F6h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
000F7h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
000F8h	Timer RC Control Register 2	TRCCR2	00011000b
000F9h	Timer RC Digital Filter Function Select Register	TRCDF	00h
000FAh	Timer RC Output Enable Register	TRCOER	01111111b
000FBh	Timer RC A/D Conversion Trigger Control Register	TRCADCR	11110000b
000FCh	Timer RC Waveform Output Manipulation Register	TRCOPR	00h
000FDh			
000FEh			
000FFh			1

- 1. The blank areas are reserved. No access is allowed.
- The TCNT16 bit in the TRBMR register is 0.
   The TCNT16 bit in the TRBMR register is 1.

Table 3.5 SFR Information (5) (1)

Address	Register Name	Symbol	After Reset
00100h	region rame	C)	71101 110001
00101h			
00102h			
00102h			
00103h			
00104h			
00103h			
00100H			
0010711			
00108h			
00109h			
0010Ah			
0010Bh			
0010Ch			
0010Dh			
0010Eh			
0010Fh			
00110h			
00111h			
00112h			
00113h			
00114h			
00115h			
00116h			
00117h			
00118h			
00119h			
0011Ah			
0011Bh			
0011Ch			
0011Dh			
0011Eh			
0011Fh			
00120h			
00121h			
00122h			
00123h			
00124h			
00125h			
00126h			
00127h			
00127h			
00129h			
00123h			
0012AII			
0012Bh 0012Ch			
0012Ch 0012Dh			
0012011			
0012Eh			
0012Fh			
00130h			
00131h			
00132h			
00133h			
00134h			
00135h			
00136h			
00137h			
00138h			
00139h			
0013Ah			
0013Bh			
0013Ch			
0013Dh			
0013Eh			
0013Fh			
Note:			

<sup>1.</sup> The blank areas are reserved. No access is allowed.

Table 3.6 SFR Information (6) (1)

Address	Register Name	Symbol	After Reset
00140h	region rame	C)	7
00141h			
00142h			
00142h			
00143h			
00144h			
00145h			
00140H			
0014711 00148h			
00146H			
00149fi 0014Ah			
0014An			
001460			
0014Ch 0014Dh			
0014DN			
0014Eh			
0014Fh			
00150h			
00151h			
00152h			
00153h			
00154h			
00155h			
00156h			
00157h			
00158h			
00159h			
0015Ah			
0015Bh			
0015Ch			
0015Dh			
0015Eh			
0015Fh			
00160h			
00161h			
00162h			
00163h			
00164h			
00165h			
00166h			
00167h			
00168h			
00169h			
0016Ah			
0016Bh			
0016Ch			
0016Ch			
0016Dh			
0016En			
00170h			
00171h			
00172h			
00173h			
00174h			
00175h			
00176h			
00177h			
00178h			
00179h			
0017Ah			
0017Bh			
0017Ch			
0017Dh			
0017Eh			
0017Fh			
Note:			

<sup>1.</sup> The blank areas are reserved. No access is allowed.

Table 3.7 SFR Information (7) (1)

Address	Register Name	Symbol	After Reset
	Comparator B Control Register	WCMPR	00h
00180h	Comparator B Control Register		
00181h	Comparator B1 Interrupt Control Register	WCB1INTR	00h
00182h	Comparator B3 Interrupt Control Register	WCB3INTR	00h
00183h			
00184h			
00185h			
00186h			
00187h			
00188h			
00189h			
0018Ah			
0018Bh			
0018Ch			
0018Dh			
0018Eh			
0018Fh			
00190h			
00191h			
00192h			
00193h			
00194h			
00195h			
00196h			
00197h			
00198h			
00199h			
0019Ah			
0019Bh			
0019Ch			
0019Dh			
0019Eh			
0019En			
001A0h			
001A1h			
001A2h			
001A3h			
001A4h			
001A5h			
001A6h			
001A7h			
001A8h			
001A9h	Flash Memory Status Register	FST	1000000b
001AAh	Flash Memory Control Register 0	FMR0	00h
001ABh	Flash Memory Control Register 1	FMR1	00h
001ACh	Flash Memory Control Register 2	FMR2	00h
001ADh	Flash Memory Refresh Control Register	FREFR	00h
001AEh	,	=	*
001AEH			
001B0h			
001B1h			
001B2h			
001B3h			
001B4h			
001B5h			
001B6h			
001B7h			
001B8h			
001B9h			
001BAh			
001BBh			
001BCh			
001BCh			
001BBh			
001BEn			
Note:			

<sup>1.</sup> The blank areas are reserved. No access is allowed.

Table 3.8 SFR Information (8) (1)

Onlich   Address Match Interrupt Register 0				46.5
MADRAM   OOh	Address	Register Name	Symbol	After Reset
O01C2h		Address Match Interrupt Register 0		
O01C3h				
MADRIL   ON				
AIADR1M   OOh   OOh	001C3h	Address Match Interrupt Enable Register 0		
MADR1H   OOh	001C4h	Address Match Interrupt Register 1		00h
OOI C7h	001C5h	1	AIADR1M	00h
OOI C7h	001C6h	1	AIADR1H	00h
001C8h 001C8h 001C8h 001C8h 001CCh 001CCh 001CCh 001CCh 001CFh 001DCh 001DCh 001D1h 001D1h 001D2h 001D3h 001D3h 001D8h 001D8h 001D9h 001D9h 001D9h 001D9h 001D9h 001D9h 001D9h 001D8h 001ERh		Address Match Interrupt Enable Register 1	AIEN1	00h
001C8h 001CBh 001CCh 001CCh 001CEh 001CFh 001CFh 001Dh		1		
001CAh 001CBh 001CCh 001CCh 001CCh 001CFh 001CFh 001CFh 001Dh 001DFh 001Dh 001DCh 001Dh 001DCh				
001CBh 001CCh 001CCh 001CPh 001CPh 001Doh 001Doh 001Dih				
001CDh 001CBh 001CPh 001Oh 001Dh 001Dh 001Dh 001Dh 001Dh 001DSh 001DSh 001DSh 001DSh 001DBh				
001Cbh 001CEh 001CPh 001D0h 001D0h 001D1h 001D2h 001D3h 001D4h 001D5h 001D6h 001D7h 001D8h 001EBh 001EBh 001ESh 001ESh 001ESh 001ESh 001ESh 001ESh 001ESh 001EBh				
001CFh 001Dh 001Dh 001Dh 001Dh 001Dh 001Dh 001Dsh 001Dsh 001Dsh 001Dsh 001Dsh 001Dh 001Dh 001Dh 001Dh 001Dh 001Dh 001Dh 001Dh 001Dh 001Dch				
001Ch 001D0h 001D1h 001D2h 001D3h 001D3h 001D4h 001D5h 001D6h 001D7h 001D8h 001D8h 001D8h 001DBh 001DBh 001DBh 001DCh 001Eh 001ESh				
001D0h 001D1h 001D2h 001D3h 001D4h 001D5h 001D5h 001D7h 001D8h 001D8h 001D8h 001DBh 001DBh 001DDh 001DCh 001DCh 001DCh 001DCh 001DCh 001DEh 001DEh 001DEh 001DEh 001DFh 001DEh 001DFh 001Eh 001Eh 001Eh 001ESh				
001D1h 001D2h 001D3h 001D3h 001D5h 001D6h 001D7h 001D8h 001D9h 001D8h 001DDh 001DDh 001DBh 001DDh 001DCh 001DDh 001DEh 001DEh 001DEh 001DEh 001Eh 001Eh 001Eh 001Eh 001ESh				
001D2h 001D3h 001D4h 001D5h 001D6h 001D7h 001D8h 001D9h 001D9h 001DDh 001DDh 001DDh 001DDh 001DEh 001DEh 001DEh 001DEh 001DEh 001ECh 001ESh				
001D3h 001D4h 001D5h 001D6h 001D7h 001D8h 001D9h 001DAh 001DBh 001DCh 001DDh 001DDh 001DEh 001DEh 001DEh 001Eh				
001D4h 001D6h 001D7h 001D8h 001D9h 001D9h 001DAh 001DBh 001DDh 001DCh 001DDh 001DEh 001DEh 001DEh 001Eh 001Eh 001Eh 001Eh 001E1h 001E2h 001E3h 001E3h 001E4h 001E8h 001E8h 001E8h 001E8h 001E8h 001E8h 001E9h 001EBh 001ECh				
001D5h 001D6h 001D7h 001D8h 001D9h 001DAh 001DBh 001DCh 001DDh 001DCh 001DFh 001Eh				
001D6h 001D7h 001D8h 001D9h 001DAh 001DBh 001DCh 001DDh 001DEh 001DEh 001Eh 001ESh				
001D7h         001D8h           001D9h            001DAh            001DBh            001DDh            001DEh            001DFh            001Eh            001Eh            001Eh            001Eh            001Eh            001Eh            001Eh            001E5h            001E6h            001E7h            001E8h            001E9h            001ECh            001EDh	001D5h			
001D7h         001D8h           001D9h            001DAh            001DBh            001DDh            001DEh            001DFh            001Eh            001Eh            001Eh            001Eh            001Eh            001Eh            001Eh            001E5h            001E6h            001E7h            001E8h            001E9h            001ECh            001EDh	001D6h			
001D8h         001DAh           001DBh         001DBh           001DCh         001DDh           001DEh         001DEh           001DFh         001Eh           001E0h         001Eh           001E3h         001E3h           001E5h         001E5h           001E6h         001E5h           001E7h         001E8h           001E9h         001E9h           001EBh         001EBh           001ECh         001EDh           001EBh         001EDh           001EFh         001EFh           001EBh         001EDh           001EFh         001EFh           001EFh         001EFh           001EFh         001EFh           001EFh         001EFh           001EOh         001F0h           001F0h         001F0h				
001D9h       001DAh         001DBh       001DCh         001DDh       001DEh         001DFh       001EDh         001E0h       001E1h         001E2h       001E3h         001E4h       001E5h         001E6h       001E6h         001E8h       001E8h         001E8h       001E9h         001E9h       001E9h         001ECh       001ECh         001EDh       001EDh         001EBh       001EDh         001EFh       001EDh         001EPh       001EPh				
001DAh       001DBh         001DCh       001DDh         001DFh       001DFh         001E0h       001E0h         001E1h       001E2h         001E3h       001E4h         001E6h       001E6h         001E6h       001E6h         001E7h       001E8h         001E9h       001EBh         001EBh       001ECh         001EDh       001EDh         001EFh       001EFh         001E7h       001E7h         001E0h       001E7h         001E7h       001E7h          001E7h       001E7h				
001DBh       001DCh         001DDh       001DEh         001DFh       001Eh         001E0h       001E1h         001E2h       001E2h         001E3h       001E4h         001E5h       001E6h         001E7h       001E8h         001E8h       001E9h         001EBh       001EBh         001EBh       001ECh         001ECh       001EDh         001EFh       001EFh         001EFh       001EFh         001E7h       001E7h				
001DCh       001DDh         001DEh       001DFh         001E0h       001E0h         001E1h       001E2h         001E3h       001E4h         001E5h       001E6h         001E7h       001E8h         001E8h       001E9h         001E8h       001E8h         001EBh       001ECh         001ECh       001ECh         001ECh       001ECh         001EFh       001EFh         001E7h       001E7h				
001DDh       001DEh         001DFh       001E0h         001E0h       001E1h         001E2h       001E3h         001E3h       001E6h         001E6h       001E6h         001E7h       001E8h         001E9h       001E9h         001E8h       001E8h         001EBh       001E0h         001ECh       001EDh         001EFh       001EFh         001E7h       001E7h         001E0h       001E0h         001E0h       001E0h         001E7h       001E7h         001E7h       001E7h         001E7h       001E7h         001E7h       001E7h         001E7h       001E7h         001E7h       001E7h				
001DEh       001DFh         001E0h       001E0h         001E1h       001E2h         001E3h       001E3h         001E4h       001E5h         001E6h       001E6h         001E7h       001E8h         001E9h       001E9h         001E8h       001EBh         001ECh       001ECh         001ECh       001EFh         001EFh       001EFh         001F0h       001F0h         001F1h       001F1h				
001DFh         001E0h         001E1h         001E2h         001E3h         001E4h         001E5h         001E6h         001E7h         001E8h         001E9h         001EAh         001EBh         001ECh         001ECh         001EFh         001E7h         001E7h				
001E0h       001E1h         001E2h       001E3h         001E3h       001E4h         001E5h       001E6h         001E7h       001E8h         001E9h       001E9h         001EBh       001EBh         001ECh       001ECh         001EFh       001EFh         001E7h       001E7h         001E7h       001E7h         001E7h       001E7h         001E7h       001E7h         001E7h       001E7h         001E7h       001E7h         001F0h       001F0h         001F1h       001F1h				
001E1h       001E2h         001E3h       001E4h         001E4h       001E5h         001E6h       001E7h         001E8h       001E9h         001E8h       001E8h         001E8h       001E8h         001EBh       001E0h         001ECh       001EDh         001EFh       001EFh         001F0h       001F0h         001F1h       001F1h				
001E2h         001E3h         001E4h         001E5h         001E6h         001E7h         001E8h         001E9h         001EAh         001EBh         001ECh         001ECh         001EFh         001EFh         001F0h         001F0h         001F0h				
001E3h       001E4h         001E5h       001E6h         001E7h       001E8h         001E8h       001E9h         001EAh       001EBh         001ECh       001ECh         001EDh       001EFh         001EFh       001Fh         001F0h       001F1h				
001E4h         001E5h         001E6h         001E7h         001E8h         001E9h         001EAh         001EBh         001EBh         001ECh         001EDh         001EBh         001EFh         001Fh         001Fh				
001E5h         001E6h         001E7h         001E8h         001E9h         001EAh         001EBh         001ECh         001EDh         001EDh         001EBh         001EFh         001Fh         001Fh				
001E6h         001E7h         001E8h         001E9h         001EAh         001EBh         001ECh         001EDh         001EBh         001EBh         001EFh         001F0h         001F0h         001F0h	001E4h			
001E6h         001E7h         001E8h         001E9h         001EAh         001EBh         001ECh         001EDh         001EBh         001EBh         001EFh         001F0h         001F0h         001F0h	001E5h			
001E7h         001E8h         001E9h         001EAh         001EBh         001ECh         001EDh         001EBh         001EBh         001EFh         001F0h         001F0h         001F1h				
001E8h         001E9h         001EAh         001EBh         001ECh         001EDh         001EBh         001EDh         001EFh         001F0h         001F1h				
001E9h         001EAh         001EBh         001ECh         001EDh         001EEh         001EFh         001F0h         001F0h				
001EAh 001EBh 001ECh 001EDh 001EEh 001EFh 001FPh 001F1h				
001EBh       001ECh         001EDh       001EBh         001EEh       001EFh         001F0h       001F1h				
001ECh 001EDh 001EEh 001EFh 001F0h 001F1h				
001EDh 001EEh 001EFh 001F0h 001F1h				
001EEh 001EFh 001F0h 001F1h			+	+
001EFh 001F0h 001F1h				
001F0h 001F1h				
001F1h				
001F2h				
001F3h				
001F4h				
001F5h				
001F6h				
001F7h	001F7h			
001F8h				
001F9h				
001FAh			<u> </u>	
001FBh			+	
001FCh				
001FDh				
001FEh	001EEh			
001FFh				

The blank areas are reserved. No access is allowed.

Table 3.9 ID Code Area and Option Function Select Area

Address	Area Name	Symbol	After Reset
:			
0FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
0FFDFh	ID1		(Note 2)
:			
0FFE3h	ID2		(Note 2)
:			
0FFEBh	ID3		(Note 2)
<u> </u>			
0FFEFh	ID4		(Note 2)
:			
0FFF3h	ID5		(Note 2)
:	T		T
0FFF7h	ID6		(Note 2)
:	T		
0FFFBh	ID7		(Note 2)
:		T = = =	F
0FFFFh	Option Function Select Register	OFS	(Note 1)

<sup>1.</sup> The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform an additional write to the option function select area. Erasure of the block including the option function select area causes the option function select area to be set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.

<sup>2.</sup> The ID code area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
Do not perform an additional write to the ID code area. Erasure of the block including the ID code area causes the ID code area to be set to FFh.
When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user.
When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

Table 4.2 Recommended	Operating Conditions
-----------------------	----------------------

Symbol	Parameter		Condition	S	tandar	d	Unit
Symbol	Falan	eter Coridition		Min.	Тур.	Max.	Offic
Vcc/AVcc	Power supply voltage			1.8		5.5	V
Vss/AVss	Power supply voltage				0	_	V
VIH	Input high voltage	Other than CMOS input		0.8 Vcc	_	Vcc	V
		CMOS input	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	-	Vcc	V
			$2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$	0.7 Vcc	-	Vcc	V
			1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	-	Vcc	V
VIL	Input low voltage	Other than CMOS input		0	-	0.2 Vcc	V
		CMOS input	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.4 Vcc	V
			2.7 V ≤ Vcc < 4.0 V	0	_	0.3 Vcc	V
			1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
IOH(sum)	Peak sum output high current	Sum of all pins IOH(peak)		_	_	-160	mA
IOH(sum)	Average sum output high current	Sum of all pins IOH(avg)		_	_	-80	mA
IOH(peak)	Peak output high current		When drive capacity is low	_	_	-10	mΑ
			When drive capacity is high (5)	_	_	-40	mA
IOH(avg)	Average output high current		When drive capacity is low	_	_	-5	mA
			When drive capacity is high (5)	_		-20	mA
IOL(sum)	Peak sum output low current	Sum of all pins IOL(peak)		_		160	mA
IOL(sum)	Average sum output low current	Sum of all pins IOL(avg)		_		80	mA
IOL(peak)	Peak output low current			_		10	mΑ
	•		When drive capacity is high (5)	_		40	mA
IOL(avg)	Average output low current		When drive capacity is low		_	5	mA
				_		20	mA
f(XIN)	XIN oscillation frequency		2.7 V ≤ Vcc ≤ 5.5 V	2	_	20	MHz
			1.8 V ≤ Vcc < 2.7 V	2	_	5	MHz
	XIN clock input oscillation f	requency	2.7 V ≤ Vcc ≤ 5.5 V	0	_	20	MHz
			1.8 V ≤ Vcc < 2.7 V	0	_	5	MHz
fHOCO	High-speed on-chip oscillator oscillation frequency (3)		1.8 V ≤ Vcc ≤ 5.5 V		20	_	MHz
fLOCO	Low-speed on-chip oscillate	or oscillation frequency (4)	1.8 V ≤ Vcc ≤ 5.5 V	_	125	_	kHz
_	System clock frequency	· · · · ·	2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
fs	CPU clock frequency		2.7 V ≤ Vcc ≤ 5.5 V	0	_	20	MHz
			1.8 V ≤ Vcc < 2.7 V	0	_	5	MHz

- 1. Vcc = 1.8 V to 5.5 V and Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. For details, see Table 4.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics.
- 4. For details, see Table 4.11 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics.
- 5. The pins with high drive capacity are P1\_2, P1\_3, P1\_4, P1\_5, P3\_3, P3\_4, P3\_5, and P3\_7.




Figure 4.1 Ports P1, P3, and P4 Timing Measurement Circuit

Table 4.5 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
_	Program/erase endurance (2)		10,000 (3)	_	_	times
_	Byte programming time (program/erase endurance ≤ 1,000 times)			80	_	μЅ
_	Byte programming time (program/erase endurance > 1,000 times)			160	_	μS
_	Block erase time		_	0.12	_	S
td(SR-SUS)	Transition time to suspend		_	_	0.25 + CPU clock × 3 cycles	ms
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS
td(CMDRST READY)	Time from when command is forcibly terminated until reading is enabled		_	_	30 + CPU clock × 1 cycle	μS
_	Program/erase voltage		1.8	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program/erase temperature		0	_	60	°C
_	Data hold time (7)	Ambient temperature = 85 °C	10	_	_	years

- 1. Vcc = 2.7 V to 5.5 V and Topr = 0 °C to 60 °C, unless otherwise specified.
- 2. Definition of program/erase endurance
  - The number of program/erase cycles is defined on a per-block basis.
  - If the number of cycles is 10,000, each block can be erased 10,000 times.
  - For example, if 1,024 cycles of 1-byte-write are performed to different addresses in 1 Kbyte of block A, and then the block is erased, the number of cycles is counted as one. Note, however, that the same address must not be programmed more than once before completion of an erase (overwriting prohibited).
- 3. This indicates the number of times up to which all electrical characteristics can be guaranteed after the last programming/ erase operation. Operation is guaranteed for any number of operations in the range of 1 to the specified minimum (Min).
- 4. In a system that executes multiple programming operations, the actual erase count can be reduced by shifting the write addresses in sequence and programming so that as much of the flash memory as possible is used before performing an erase operation. For example, when programming in 16-byte units, the effective number of rewrites can be minimized by programming up to 128 units before erasing them all in one operation. It is also advisable to retain data on the number of erase operations for each block and establish a limit for the number of erase operations performed.
- 5. If an error occurs during a block erase, execute a clear status register command and then a block erase command at least three times until the erase error does not occur.
- 6. For information on the program/erase failure rate, contact a Renesas technical support representative.
- 7. The data hold time includes the time that the power supply is off and the time the clock is not supplied.

Table 4.7 Voltage Detection 0 Circuit Electrical Characteristics

Cymbol	Parameter	Condition	Standard			I India
Symbol		Condition	Min.	Тур.	Max.	Unit
Vdet0	Voltage detection level Vdet0_0 (2)		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (2)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V
_	Voltage detection 0 circuit response time (3)	When Vcc decreases from 5 V to (Vdet0_0 - 0.1) V	_	30	_	μS
_	Self power consumption in voltage detection circuit	VC0E = 1, Vcc = 5.0 V	_	1.5	_	μА
td(E-A)	Wait time until voltage detection circuit operation starts <sup>(4)</sup>		_	_	100	μS

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version).
- 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 3. The response time is from when the voltage passes Vdet0 until the voltage monitor 0 reset is generated.
- 4. The wait time is necessary for the voltage detection circuit to operate when the VC0E bit in the VCA2 register is set to 0 and then 1.

Table 4.8 Voltage Detection 1 Circuit Electrical Characteristics

Cumbal	Dorometer	Condition		Unit			
Symbol	Parameter	Condition	Min.	Тур.	Max.	Offic	
Vdet1	Voltage detection level Vdet1_1 (2)	When Vcc decreases	2.15	2.35	2.55	V	
	Voltage detection level Vdet1_3 (2)	When Vcc decreases	2.45	2.65	2.85	V	
	Voltage detection level Vdet1_5 (2)	When Vcc decreases	2.75	2.95	3.15	V	
	Voltage detection level Vdet1_7 (2)	When Vcc decreases	3.00	3.25	3.55	V	
	Voltage detection level Vdet1_9 (2)	When Vcc decreases	3.30	3.55	3.85	V	
	Voltage detection level Vdet1_B (2)	When Vcc decreases	3.60	3.85	4.15	V	
	Voltage detection level Vdet1_D (2)	When Vcc decreases	3.90	4.15	4.45	V	
	Voltage detection level Vdet1_F (2)	When Vcc decreases	4.20	4.45	4.75	V	
_	Hysteresis width at the rising of Vcc in	Vdet1_1 to Vdet1_5 selected	_	0.07	_	V	
	voltage detection 1 circuit	Vdet1_7 to Vdet1_F selected	_	0.10	_	V	
_	Voltage detection 1 circuit response time (3)	When Vcc decreases from 5 V to (Vdet1_0 - 0.1) V	_	60	150	μS	
_	Self power consumption in voltage detection circuit	VC1E = 1, Vcc = 5.0 V	_	1.7	_	μА	
td(E-A)	Wait time until voltage detection circuit operation starts <sup>(4)</sup>		_	_	100	μS	

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and  $Topr = -20 \,^{\circ}\text{C}$  to  $85 \,^{\circ}\text{C}$  (N version)/-40  $^{\circ}\text{C}$  to  $85 \,^{\circ}\text{C}$  (D version).
- 2. Select the voltage detection level with bits VD1S1 to VD1S3 in the VD1LS register.
- 3. The response time is from when the voltage passes Vdet1 until the voltage monitor 1 interrupt request is generated.
- 4. The wait time is necessary for the voltage detection circuit to operate when the VC1E bit in the VCA2 register is set to 0 and then 1.

Table 4.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Package	Condition		Unit		
Symbol	Farameter	Fackage	ackage Condition —		Тур.	Max.	Offic
_	High-speed on-chip oscillator frequency after reset is	14-pin TSSOP 20-pin LSSOP	Vcc = 1.8 V to 5.5 V, -20 °C ≤ Topr ≤ 85 °C	19.2	20.0	20.8	MHz
	cleared	14-pin DIP 20-pin DIP		19.0	20.0	21.0	MHz
		14-pin TSSOP 20-pin LSSOP	Vcc = 1.8 V to 5.5 V, -40 °C ≤ Topr ≤ 85 °C	19.0	20.0	21.0	MHz
	High-speed on-chip oscillator frequency when the FR18S0	14-pin TSSOP 20-pin LSSOP	Vcc = 1.8 V to 5.5 V, -20 °C ≤ Topr ≤ 85 °C	17.694	18.432	19.169	MHz
	register adjustment value is written into the FRV1 register	14-pin DIP 20-pin DIP		17.510	18.432	19.353	MHz
	and the FR18S1 register adjustment value into the FRV2 register <sup>(2)</sup>	14-pin TSSOP 20-pin LSSOP	Vcc = 1.8 V to 5.5 V, -40 °C ≤ Topr ≤ 85 °C	17.510	18.432	19.353	MHz
_	Oscillation stabilization time	_		_	_	30	μS
	Self power consumption at oscillation	_	Vcc = 5.0 V, Topr = 25 °C	_	530	_	μА

- 1. Vcc = 1.8 V to 5.5 V, Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0 % when the serial interface is used in UART mode.

Table 4.11 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	i alametei	Condition	Min.	Тур.	Max.	Offic
fLOCO	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stabilization time		_	_	35	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	2	_	μА

#### Note:

1. Vcc = 1.8 V to 5.5 V, Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), unless otherwise specified.

**Table 4.12 Power Supply Circuit Timing Characteristics** 

Symbol	Parameter	Condition		Unit		
		Condition	Min.	Тур.	Max.	Oill
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		_	_	2,000	μS
	dailing portor on .					

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = 25  $^{\circ}$ C.
- 2. Wait time until the internal power supply generation circuit stabilizes during power-on.

Table 4.13 DC Characteristics (1) [4.0 V  $\leq$  Vcc  $\leq$  5.5 V]

Cymphol	D	arameter	Condi	itian	S	tandard		Unit
Symbol	P.	arameter	Condition		Min.	Min. Typ. Max.		Unit
Voн	Output high voltage	P1_2, P1_3, P1_4, P1_5, P3_3, P3_4, P3_5, P3_7 (2)	When drive capacity is high	Iон = -20 mA	Vcc - 2.0	_	Vcc	V
			When drive capacity is low	Iон = -5 mA	Vcc - 2.0	_	Vcc	V
		P1_0, P1_1, P1_6, P1_7, P4_2, P4_5, P4_6, P4_7, PA_0		Iон = -5 mA	Vcc - 2.0	_	Vcc	V
Vol	Output low voltage	P1_2, P1_3, P1_4, P1_5, P3_3, P3_4, P3_5, P3_7 (2)	When drive capacity is high	IoL = 20 mA	_	_	2.0	V
			When drive capacity is low	IOL = 5 mA	_	_	2.0	V
		P1_0, P1_1, P1_6, P1_7, P4_2, P4_5, P4_6, P4_7, PA_0		IOL = 5 mA		_	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRJIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, RXD0, CLK0	Vcc = 5 V		0.1	1.2	_	V
		RESET	Vcc = 5 V		0.1	1.2	_	V
Іін	Input high current			5.0 V	_	_	5.0	μА
lıL	Input low current		VI = 0 V, VCC = 5	5.0 V	_	_	-5.0	μΑ
RPULLUP	Pull-up resistance		$V_1 = 0 V$ , $V_2 = 5$	5.0 V	25	50	100	kΩ
RfXIN	Feedback resistance	XIN		<u> </u>	_	2.2	_	МΩ
VRAM	RAM hold voltage		In stop mode		1.8	_	_	V

<sup>1. 4.0</sup> V ≤ Vcc ≤ 5.5 V and Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), f(XIN) = 20 MHz, unless otherwise specified.

<sup>2.</sup> High drive capacity can also be used while the peripheral output function is used.

Table 4.19 DC Characteristics (3) [2.7 V  $\leq$  Vcc < 4.0 V]

Cumbal	D	a ramatar	Condi	itian	S	tandard		Unit
Symbol	Ρ	arameter	Cond	ition	Min. Typ.		Max.	Unit
Voн	Output high voltage	P1_2, P1_3, P1_4, P1_5, P3_3, P3_4, P3_5, P3_7 (2)	When drive capacity is high	Iон = -5 mA	Vcc - 0.5	_	Vcc	V
			When drive capacity is low	Iон = -1 mA	Vcc - 0.5	_	Vcc	V
		P1_0, P1_1, P1_6, P1_7, P4_2, P4_5, P4_6, P4_7, PA_0		Iон = -1 mA	Vcc - 0.5	_	Vcc	V
Vol	Output low voltage	P1_2, P1_3, P1_4, P1_5, P3_3, P3_4, P3_5, P3_7 (2)	When drive capacity is high	IoL = 5 mA	_	1	0.5	٧
			When drive capacity is low	IOL = 1 mA	_	_	0.5	V
		P1_0, P1_1, P1_6, P1_7, P4_2, P4_5, P4_6, P4_7, PA_0		IOL = 1 mA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRJIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, RXD0, CLK0	Vcc = 3 V		0.1	0.4	_	V
		RESET	Vcc = 3 V		0.1	0.5	_	V
Іін	Input high current		VI = 3 V, Vcc = 3	3.0 V	_	_	4.0	μА
lıL	Input low current		$V_I = 0 V$ , $V_{CC} = 3$	3.0 V	_	_	-4.0	μΑ
RPULLUP	Pull-up resistance		$V_1 = 0 V$ , $V_2 = 3$	3.0 V	42	84	168	kΩ
RfXIN	Feedback resistance	XIN			_	2.2	_	МΩ
VRAM	RAM hold voltage		In stop mode	<u> </u>	1.8			>

<sup>1. 2.7</sup> V ≤ Vcc < 4.0 V and Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), f(XIN) = 10 MHz, unless otherwise specified.

<sup>2.</sup> High drive capacity can also be used while the peripheral output function is used.

**Table 4.20** DC Characteristics (4) [2.7 V  $\leq$  Vcc < 4.0 V] (Topr = -20 °C to 85 °C (N version)/-40 °C to 85 °C (D version), unless otherwise specified)

						Cond	dition					
Symbol	Parameter		Oscillation Circuit	On-Chip C	Scillator	CPU	Low-Power- Consumption	Other		Standard		Unit
			XIN (2)	High- Speed	Low- Speed	Clock	Setting	Outer	Min.	Typ. (3)	Max.	
Icc	Power supply	High-speed clock mode	20 MHz	Off	125 kHz	No division	_		_	3.0	7.0	mA
	current (1)		16 MHz	Off	125 kHz	No division	_			2.5	6.0	mA
			10 MHz	Off	125 kHz	No division	_		_	1.6	5.0	mA
			20 MHz	Off	125 kHz	Division by 8	_		_	1.5	_	mA
			16 MHz	Off	125 kHz	Division by 8	_		_	1.2	_	mA
			10 MHz	Off	125 kHz	Division by 8	_		_	0.9	4.5	mA
		High-speed on-chip	Off	20 MHz	125 kHz	No division			_	3.5	7.5	mA
		oscillator mode	Off	20 MHz	125 kHz	Division by 8			_	2.0	_	mA
			Off	10 MHz <sup>(4)</sup>	125 kHz	No division			_	2.2	ı	mA
			Off	10 MHz <sup>(4)</sup>	125 kHz	Division by 8			_	1.4	1	mA
			Off	4 MHz <sup>(4)</sup>	125 kHz	Division by 16	MSTTRC = 1		_	1.0	I	mA
		Low-speed on-chip oscillator mode	Off	Off	125 kHz	Division by 8	FMR27 = 1 LPE = 0		_	60	260	μА
		Wait mode	Off	Off	125 kHz		VC1E = 0 VC0E = 0 LPE = 1	Peripheral clock supplied during WAIT instruction execution	_	15	90	μА
			Off	Off	125 kHz	_	VC1E = 0 VC0E = 0 LPE = 1 WCKSTP = 1	Peripheral clock stopped during WAIT instruction execution	_	4.0	80	μА
		Stop mode	Off	Off	Off	_	VC1E = 0 VC0E = 0 STPM = 1	Topr = 25 °C Peripheral clock stopped	_	1.0	4.0	μА
			Off	Off	Off	_	VC1E = 0 VC0E = 0 STPM = 1	Topr = 85 °C Peripheral clock stopped	_	1.5	_	μА

- 1. Vcc = 2.7 V to 4.0 V, single-chip mode, output pins are open, and other pins are connected to Vss.
- 2. When the XIN input is a square wave.
- Vicc = 3.0 V
   Set the system clock to 10 MHz or 4 MHz with the PHISEL register.

<b>Table</b>	4 20	Serial Interface	
lable	4.Z9	Senai interiace	

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(CK)	CLK0 input cycle time	800	_	ns	
tw(ckh)	CLK0 input high width	400	_	ns	
tw(ckl)	CLK0 input low width	400	_	ns	
td(C-Q)	TXD0 output delay time	_	200	ns	
th(C-Q)	TXD0 hold time	0	_	ns	
tsu(D-C)	RXD0 input setup time	150	_	ns	
th(C-D)	RXD0 input hold time	90	_	ns	




Figure 4.14 Serial Interface Timing When Vcc = 2.2 V

Table 4.30 External Interrupt INTi Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Stan	dard	Unit
	Falanielei		Max.	Offic
tW(INH)	INTi input high width, Kli input high width	1,000 (1)	_	ns
tW(INL)	INTi input low width, Kli input low width	1,000 (2)	_	ns

- 1. When the digital filter is enabled by the  $\overline{\text{INTi}}$  input filter select bit, the  $\overline{\text{INTi}}$  input high width is (1/digital filter clock frequency × 3) or the minimum value of the standard, whichever is greater.
- 2. When the digital filter is enabled by the  $\overline{\text{INTi}}$  input filter select bit, the  $\overline{\text{INTi}}$  input low width is (1/digital filter clock frequency × 3) or the minimum value of the standard, whichever is greater.







Figure 4.15 Timing for External Interrupt INTi Input and Key Input Interrupt Kli When Vcc = 2.2 V


# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.









#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries, (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



### **SALES OFFICES**

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Ha Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 nunLu Haidian District, Beijing 100083, P.R.China

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-588-5141