

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (2.75K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f08km102-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Pin Diagrams**

20-Pin PDIP/SSOP/SOIC	RA5       1       20       VDD         RA0       2       19       VSs         RA1       3       18       RB15         RB0       4       17       RB14         RB1       5       RB12         RA2       6       9       16         RA3       8       20       15         RB4       9       12       RB8         RA4       10       11       RB7
-----------------------	--

	Pin Features					
Pin	PIC24F08KM101	PIC24FVKM08KM101				
1	MCLR/Vpp/RA5					
2	PGEC2/CVREF+/VREF+/AN0/CN2/RA0					
3	PGED2/CVREF-/VREF-/AN1/CN3/RA1					
4	PGED1/AN2/CTCMP/ULPWU/C1IND/OC2A/CN4/RB0					
5	PGEC1/AN3/C1INC/CTED12/CN5/RB1					
6	AN4/U1RX/TCKIB/CTED13/CN6/RB2					
7	OSCI/CLKI/AN13/C1INB/CN30/RA2					
8	OSCO/CLKO/AN14/C1INA/CN29/RA3					
9	PGED3/SOSCI/AN15/CLCINA/CN1/RB4					
10	PGEC3/SOSCO/SCLKI/AN16/PWRLCLK/CLCINB/CN0/	RA4				
11	AN19/U1TX/CTED1/INT0/CN23/RB7 AN19/U1TX/IC1/OC1A/CTED1/INT0/CN23/RB7					
12	AN20/SCL1/U1CTS/OC1B/CTED10/CN22/RB8					
13	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/CLC10/CTED4	/CN21/RB9				
14	IC1/OC1A/INT2/CN8/RA6	VCAP OR VDDCORE				
15	AN12/HLVDIN/SCK1/OC1C/CTED2/CN14/RB12	AN12/HLVDIN/SCK1/OC1C/CTED2/INT2/CN14/RB12				
16	AN11/SDO1/OCFB/OC1D/CTPLS/CN13/RB13					
17	CVREF/AN10/SDI1/C1OUT/OCFA/CTED5/INT1/CN12/RE	814				
18	AN9/REFO/SS1/TCKIA/CTED6/CN11/RB15					
19	Vss/AVss					
20	Vdd/AVdd					

TABLE 1-1:	DEVICE FEATURES FOR THE PIC24F16KM204 FAMILY
------------	--

TABLE 1-1: DEVICE FEATURES FO	R THE PIC24F16		•		
Features	PIC24F16KM204	PIC24F08KM204	PIC24F16KM202	PIC24F08KM202	
Operating Frequency		DC-3	2 MHz		
Program Memory (bytes)	16K	8K	16K	8K	
Program Memory (instructions)	5632	2816	5632	2816	
Data Memory (bytes)		20	)48		
Data EEPROM Memory (bytes)		5	12		
Interrupt Sources (soft vectors/NMI traps)		40 (	36/4)		
Voltage Range		1.8-	3.6V		
I/O Ports	PORTA< PORTB< PORTC	:15:0>	-	RTA<7:0> RTB<15:0>	
Total I/O Pins	38			24	
Timers	(One 16-bit timer, f		l1 Ps with up to tv	vo 16/32 timers each)	
Capture/Compare/PWM modules MCCP SCCP			3 2		
Serial Communications MSSP UART			2 2		
Input Change Notification Interrupt	37			23	
12-Bit Analog-to-Digital Module (input channels)	22	22	19	19	
Analog Comparators	3				
8-Bit Digital-to-Analog Converters	2				
Operational Amplifiers			2		
Charge Time Measurement Unit (CTMU)		Y	es		
Real-Time Clock and Calendar (RTCC)		Y	es		
Configurable Logic Cell (CLC)			2		
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)				
Instruction Set	76 Base Inst	ructions, Multiple	e Addressing N	lode Variations	
Packages	44-Pin QFN/TQFP,28-Pin48-Pin UQFNSPDIP/SSOP/SOIC/QFN				

### TABLE 1-2: DEVICE FEATURES FOR THE PIC24F16KM104 FAMILY

				1	
Features	PIC24F16KM104	PIC24F16KM102	PIC24F08KM102	PIC24F08KM101	
Operating Frequency		DC-3	2 MHz		
Program Memory (bytes)	16K	16K	8K	8K	
Program Memory (instructions)	5632	5632	2816	2816	
Data Memory (bytes)		10	24		
Data EEPROM Memory (bytes)		5	12		
Interrupt Sources (soft vectors/NMI traps)		25 (2	21/4)		
Voltage Range		1.8-	3.6V		
I/O Ports	PORTA<11:0> PORTB<15:0> PORTC<9:0>	PORTA PORTB		PORTA<6:0> PORTB<15:12,9:7, 4,2:0>	
Total I/O Pins	38	24	ŀ	18	
Timers	(One 16-bit timer, t		5 Ps with up to tv	vo 16/32 timers each)	
Capture/Compare/PWM modules MCCP SCCP			1		
Serial Communications MSSP UART			1		
Input Change Notification Interrupt	37	23	}	17	
12-Bit Analog-to-Digital Module (input channels)	22	19	)	16	
Analog Comparators			1		
8-Bit Digital-to-Analog Converters		_	_		
Operational Amplifiers		-	_		
Charge Time Measurement Unit (CTMU)		Y	es		
Real-Time Clock and Calendar (RTCC)		-	_		
Configurable Logic Cell (CLC)			1		
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)				
Instruction Set	76 Base Inst	ructions, Multiple	e Addressing N	Iode Variations	
Packages	44-Pin QFN/TQFP, 48-Pin UQFN	RN/TQFP, SPDIP/SSOP/SOIC/OFN SOIC/SSO			

NOTES:

## **REGISTER 7-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)**

bit 4	WDTO: Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred 0 = WDT time-out has not occurred
bit 3	SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode
bit 2	IDLE: Wake-up from Idle Flag bit 1 = Device has been in Idle mode 0 = Device has not been in Idle mode
bit 1	<b>BOR:</b> Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred (the BOR is also set after a POR) 0 = A Brown-out Reset has not occurred
bit 0	<b>POR:</b> Power-on Reset Flag bit 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred

- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
  - 2: If the FWDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled regardless of the SWDTEN bit setting.
  - 3: This is implemented on PIC24FV16KMXXX parts only; not used on PIC24F16KMXXX devices.

### TABLE 7-1: RESET FLAG BIT OPERATION

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

Note: All Reset flag bits may be set or cleared by the user software.

R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0	U-0	U-0	R/W-0, HS			
DAC2IF	DAC1IF	CTMUIF	—		_		HLVDIF			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0			
—	—	—	_	—	U2ERIF	U1ERIF	—			
bit 7							bit 0			
Legend:		HS = Hardwar	re Settable bit							
R = Readable	e bit	W = Writable I	oit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 15	•	tal-to-Analog C		rrupt Flag Stat	us bit					
		request has occ request has not								
bit 14		•		reunt Flog Stat	ua hit					
DIL 14	•	tal-to-Analog Co		mupt Flag Stat						
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 13		MU Interrupt Fla								
		request has occ	•							
	0 = Interrupt r	request has not	occurred							
bit 12-9	Unimplemented: Read as '0'									
bit 8	HLVDIF: High	n/Low-Voltage D	Detect Interrupt	t Flag Status bi	t					
		request has occ								
	0 = Interrupt request has not occurred									
bit 7-3	Unimplemented: Read as '0'									
bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred										
		request has occ request has not								
bit 1	•	•		s bit						
	<b>U1ERIF:</b> UART1 Error Interrupt Flag Status bit 1 = Interrupt request has occurred									
		request has not								
bit 0	Unimplemen	ted: Read as 'o	)'							


### REGISTER 8-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

## REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enable bit <u>If FSCM is Enabled (FCKSM1 = 1):</u> 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit <u>If FSCM is Disabled (FCKSM1 = 0):</u> Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	Unimplemented: Read as '0'
bit 5	LOCK: PLL Lock Status bit <sup>(2)</sup>
	<ul> <li>1 = PLL module is in lock or PLL module start-up timer is satisfied</li> <li>0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled</li> </ul>
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	<ul> <li>1 = FSCM has detected a clock failure</li> <li>0 = No clock failure has been detected</li> </ul>
bit 2	SOSCDRV: Secondary Oscillator Drive Strength bit <sup>(3)</sup>
	<ul> <li>1 = High-power SOSC circuit is selected</li> <li>0 = Low/high-power select is done via the SOSCSRC Configuration bit</li> </ul>
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	<ul> <li>1 = Enables the Secondary Oscillator</li> <li>0 = Disables the Secondary Oscillator</li> </ul>
bit 0	OSWEN: Oscillator Switch Enable bit
	<ul> <li>1 = Initiates an oscillator switch to the clock source specified by the NOSC&lt;2:0&gt; bits</li> <li>0 = Oscillator switch is complete</li> </ul>
Note 1:	Reset values for these bits are determined by the FNOSCx Configuration bits.

- 2: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
- **3:** When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.

## FIGURE 13-4: 32-BIT TIMER MODE



#### REGISTER 13-6: CCPxCON3H: CCPx CONTROL 3 HIGH REGISTERS

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
OETRIG	OSCNT2	OSCNT1	OSCNT0	_	OUTM2 <sup>(1)</sup>	OUTM1 <sup>(1)</sup>	OUTM0 <sup>(1)</sup>			
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
		POLACE	POLBDF <sup>(1)</sup>	PSSACE1	PSSACE0	PSSBDF1 <sup>(1)</sup>	PSSBDF0 <sup>(1)</sup>			
bit 7							bit C			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
							-			
bit 15	OETRIG: CC	Px Dead-Time	Select bit							
	1 = For Trigg	ered mode (TF	RIGEN = 1): Mo	dule does not	drive enabled o	output pins until	triggered			
		output pin opera								
bit 14-12	OSCNT<2:0>	: One-Shot Ev	ent Count bits							
			nt by 7 time ba							
			nt by 6 time ba							
		<ul> <li>101 = Extend one-shot event by 5 time base periods (6 time base periods total)</li> <li>100 = Extend one-shot event by 4 time base periods (5 time base periods total)</li> </ul>								
	<ul> <li>011 = Extend one-shot event by 3 time base periods (4 time base periods total)</li> <li>010 = Extend one-shot event by 2 time base periods (3 time base periods total)</li> </ul>									
	001 = Extend one-shot event by 1 time base period (2 time base periods total)									
	000 <b>= Do no</b>	t extend one-sl	not Trigger ever	nt						
bit 11	-	ted: Read as '								
bit 10-8	OUTM<2:0>: PWMx Output Mode Control bits <sup>(1)</sup>									
	111 = Reserv									
	110 = Output		1. f							
		DC Output mod DC Output mod								
	011 = Reserv	•								
	010 = Half-Br	idge Output me	ode							
		Pull Output mod								
	000 <b>= Steera</b> l	ble Single Outp	out mode							
bit 7-6	-	ted: Read as '								
bit 5		-	s, OCxA, OCxC	and OCxE, P	olarity Control	bit				
		in polarity is ac in polarity is ac								
bit 4			-	and OCxF Po	plarity Control b	<sub>Dit</sub> (1)				
	<b>POLBDF:</b> CCPx Output Pins, OCxB, OCxD and OCxF, Polarity Control bit <sup>(1)</sup> 1 = Output pin polarity is active-low									
		in polarity is ac								
bit 3-2	PSSACE<1:0	>: PWMx Outp	out Pins, OCxA	, OCxC and O	CxE, Shutdowr	State Control b	oits			
	11 = Pins are	driven active v	vhen a shutdow	n event occur	S					
			when a shutdo		urs					
			n a shutdown e				(4)			
bit 1-0						State Control b	oits <sup>(1)</sup>			
			vhen a shutdov							
			when a shutdo							
	ux = Pins are	па пуп-тпре	dance state wh	ien a shuluowi	i eveni occurs					

**Note 1:** These bits are implemented in MCCPx modules only.

### REGISTER 15-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0, HSC	R-1, HSC
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1, HSC	R-0, HSC	R-0, HSC	R/C-0, HS	R-0, HSC	
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	
bit 7 bit C								

Legend:	HC = Hardware Clearable bit			
HS = Hardware Settable bit	C = Clearable bit	HSC = Hardware Settable/Clearable bit		
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
- bit 14 UTXINV: IrDA<sup>®</sup> Encoder Transmit Polarity Inversion bit

bit 14	UTXINV: IrDA <sup>®</sup> Encoder Transmit Polarity Inversion bit
	<u>If IREN = 0:</u>
	1 = UxTX Idle '0'
	0 = UxTX Idle '1'
	<u>If IREN = 1:</u>
	1 = UxTX Idle '1'
	0 = UxTX Idle '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: UARTx Transmit Break bit
	<ul> <li>1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion</li> </ul>
	0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: UARTx Transmit Enable bit
	<ul> <li>1 = Transmit is enabled; UxTX pin is controlled by UARTx</li> <li>0 = Transmit is disabled; any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by the PORT register</li> </ul>
bit 9	UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	<ul> <li>1 = Transmit Shift Register is empty and the transmit buffer is empty (the last transmission has completed)</li> </ul>
	0 = Transmit Shift Register is not empty; a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
	11 = Interrupt is set on an RSR transfer, making the receive buffer full (i.e., has 4 data characters)
	10 = Interrupt is set on an RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)
	0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters

## 16.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Real-Time Clock and Calendar, refer to the "PIC24F Family Reference Manual", "Real-Time Clock and Calendar (RTCC)" (DS39696).

The RTCC provides the user with a Real-Time Clock and Calendar (RTCC) function that can be calibrated.


Key features of the RTCC module are:

- · Operates in Sleep and Retention Sleep modes
- · Selectable clock source
- Provides hours, minutes and seconds using 24-hour format
- · Visibility of one half second period
- Provides calendar weekday, date, month and year
- Alarm-configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat chime
- Year 2000 to 2099 leap year correction

- · BCD format for smaller software overhead
- Optimized for long term battery operation
- User calibration of the 32.768 kHz clock crystal/32K INTRC frequency with periodic auto-adjust
- · Optimized for long term battery operation
- · Fractional second synchronization
- Calibration to within ±2.64 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Ability to periodically wake-up external devices without CPU intervention (external power control)
- · Power control output for external circuit control
- · Calibration takes effect every 15 seconds
- · Runs from any one of the following:
  - External Real-Time Clock of 32.768 kHz
  - Internal 31.25 kHz LPRC Clock
  - 50 Hz or 60 Hz External Input

## 16.1 RTCC Source Clock

The user can select between the SOSC crystal oscillator, LPRC internal oscillator or an external 50 Hz/60 Hz power line input as the clock reference for the RTCC module. This gives the user an option to trade off system cost, accuracy and power consumption, based on the overall system needs.



## FIGURE 16-1: RTCC BLOCK DIAGRAM

NOTES:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0					
bit 15							bit					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
CH0NA2	CH0NA1	CHONAO	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0					
bit 7							bit					
Legend:												
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown					
L:1 4 5 4 9		· Comple D Ch	annal O Nagati	ve less to Celest	hite							
bit 15-13	111 = AN6 <sup>(1)</sup>	•	annei 0 Negati	ve Input Select	DIIS							
	$111 = AN6^{(1)}$ $110 = AN5^{(2)}$											
	101 = AN3											
	101 - AN4 100 = AN3											
	011 = AN2											
	010 = AN1											
	001 = ANO											
	001 - ANO 000 = AVss											
bit 12-8	CH0SB<4:0>: S/H Amplifier Positive Input Select for MUX B Multiplexer Setting bits											
	11111 = Unimplemented, do not use											
	$11110 = AVDD^{(3)}$											
	11101 = AVSS <sup>(3)</sup>											
	11100 = Upper guardband rail (0.785 * VDD)											
	11011 = Lower guardband rail (0.215 * VDD)											
		rnal Band Gap										
		1 = Unimpleme										
				puts are floating								
				puts are floating								
	10110 = No channels are connected, all inputs are floating (used for CTMU temperature sensor input)											
	does not require the corresponding CTMEN22 (AD1CTMENH<6>) bit)											
	10101 = Channel 0 positive input is AN21											
	10100 = Channel 0 positive input is AN20											
	10011 = Channel 0 positive input is AN19 10010 = Channel 0 positive input is AN18 <sup>(2)</sup>											
	10001 = Channel 0 positive input is $AN13^{(2)}$											
	•											
	•											
	01001 = Channel 0 positive input is AN9											
	01000 = Channel 0 positive input is AN8 <sup>(1)</sup>											
	00111 = Channel 0 positive input is AN7 <sup>(1)</sup>											
	00110 = Channel 0 positive input is AN6 <sup>(1)</sup>											
		annel 0 positive		)								
		annel 0 positive										
		annel 0 positive										
		annel 0 positive										
		annel 0 positive annel 0 positive										
Note 4- T			•									
	his is implement	-	-									
<b>Z</b> : 1	his is implement	teu un zo-pin a		CS UNIY.								

3: The band gap value used for this input is 2x or 4x the internal VBG, which is selected when PVCFG<1:0> = 1x.

### REGISTER 19-5: AD1CHS: A/D SAMPLE SELECT REGISTER

DS30003030B-page 218

NOTES:

## 23.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Comparator Voltage Reference, refer to the "PIC24F Family Reference Manual", "Comparator Voltage Reference Module" (DS39709).


## 23.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides a range of output voltages with 32 distinct levels.

The comparator voltage reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.





### REGISTER 24-3: CTMUCON2L: CTMU CONTROL 2 LOW REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
	—		IRSTEN	—	DISCHS2	DISCHS1	DISCHS0		
bit 7							bit 0		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				
bit 15-5	Unimplement	ted: Read as '	0'						
bit 4	IRSTEN: CTM	/IU Current Sou	urce Reset Ena	able bit					
	detect log	gic			SSEN control	bit will reset th	e CTMU edge		
			c will not occur						
bit 3	Unimplemented: Read as '0'								
bit 2-0	DISCHS<2:0>: Discharge Source Select bits								
	<pre>111 = CLC2 output 110 = CLC1 output 101 = Reserved; do not use.</pre>								
	100 = A/D end of conversion signal 011 = SCCP5 auxiliary output								

- 110 = MCCP2 auxiliary output 001 = MCCP1 auxiliary output
- 000 = No discharge source selected, use the IDISSEN bit

### REGISTER 25-7: FICD: IN-CIRCUIT DEBUGGER CONFIGURATION REGISTER

R/P-1	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1		
DEBUG	—	—	—	—	—	FICD1	FICD0		
bit 7				•		•	bit 0		
Legend:									
R = Readab	le bit	P = Programn	nable bit	U = Unimplemented bit, read as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown		
bit 7 bit 6-2 bit 1-0	DEBUG: Background Debugger Enable bit         1 = Background debugger is disabled         0 = Background debugger functions are enabled         Unimplemented: Read as '0'         FICD<1:0:>: ICD Pin Select bits         11 = PGEC1/PGED1 are used for programming and debugging the device         10 = PGEC2/PGED2 are used for programming and debugging the device         01 = PGEC3/PGED3 are used for programming and debugging the device         02 = Reserved; do not use								

DC CHARACTERISTICS			$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$					
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Cond	itions
	Vol	Output Low Voltage						
DO10		All I/O Pins	_	—	0.4	V	IOL = 8.0 mA	VDD = 4.5V
			_	_	0.4	V	IOL = 4.0 mA	VDD = 3.6V
			_	_	0.4	V	IOL = 3.5 mA	VDD = 2.0V
DO16		OSC2/CLKO	_	_	0.4	V	IOL = 2.0 mA	VDD = 4.5V
			_	_	0.4	V	IOL = 1.2 mA	VDD = 3.6V
			_	_	0.4	V	IOL = 0.4 mA	VDD = 2.0V
	Vон	Output High Voltage						
DO20		All I/O Pins	3.8	_	_	V	Iон = -3.5 mA	VDD = 4.5V
			3	_	_	V	Iон = -3.0 mA	VDD = 3.6V
			1.6	_	—	V	Iон = -1.0 mA	VDD = 2.0V
DO26		OSC2/CLKO	3.8	—	—	V	Іон = -2.0 mA	VDD = 4.5V
			3	—	—	V	Іон = -1.0 mA	VDD = 3.6V
			1.6	—	—	V	Iон = -0.5 mA	VDD = 2.0V

### TABLE 27-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

### TABLE 27-11: DC CHARACTERISTICS: PROGRAM MEMORY


DC CHA	ARACTE	ERISTICS	Operating temperature -40				BV to 3.6V (PIC24F16KM204) DV to 5.5V (PIC24FV16KM204) $0^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $0^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended	
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions	
		Program Flash Memory						
D130	Ер	Cell Endurance	10,000 <b>(2)</b>	—	—	E/W		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage	
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms		
D134	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated	
D135	IDDP	Supply Current During Programming	—	10	_	mA		

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Self-write and block erase.

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



			MILLIMETER	-
	Units			S
Dimensio	MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A