

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT  |
| Number of I/O              | 24  |
| Program Memory Size        | 8KB (2.75K x 24)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 512 x 8   |
| RAM Size                   | 1K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 19x10b/12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 28-DIP (0.300", 7.62mm)   |
| Supplier Device Package    | 28-SPDIP  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic24f08km102-i-sp">https://www.e-xfl.com/product-detail/microchip-technology/pic24f08km102-i-sp</a> |

# PIC24FV16KM204 FAMILY

---

## Table of Contents

|      |   |     |
|------|---|-----|
| 1.0  | Device Overview .....   | 13  |
| 2.0  | Guidelines for Getting Started with 16-Bit Microcontrollers ..... | 29  |
| 3.0  | CPU .....   | 35  |
| 4.0  | Memory Organization .....   | 41  |
| 5.0  | Flash Program Memory .....  | 67  |
| 6.0  | Data EEPROM Memory .....  | 73  |
| 7.0  | Resets .....  | 79  |
| 8.0  | Interrupt Controller .....  | 85  |
| 9.0  | Oscillator Configuration .....                                    | 121 |
| 10.0 | Power-Saving Features .....                                       | 131 |
| 11.0 | I/O Ports .....   | 137 |
| 12.0 | Timer1 .....  | 141 |
| 13.0 | Capture/Compare/PWM/Timer Modules (MCCP and SCCP) .....           | 143 |
| 14.0 | Master Synchronous Serial Port (MSSP) .....                       | 159 |
| 15.0 | Universal Asynchronous Receiver Transmitter (UART) .....          | 173 |
| 16.0 | Real-Time Clock and Calendar (RTCC) .....                         | 181 |
| 17.0 | Configurable Logic Cell (CLC) .....                               | 195 |
| 18.0 | High/Low-Voltage Detect (HLVD) .....                              | 207 |
| 19.0 | 12-Bit A/D Converter with Threshold Detect .....                  | 209 |
| 20.0 | 8-Bit Digital-to-Analog Converter (DAC) .....                     | 229 |
| 21.0 | Dual Operational Amplifier Module .....                           | 233 |
| 22.0 | Comparator Module .....   | 235 |
| 23.0 | Comparator Voltage Reference .....                                | 239 |
| 24.0 | Charge Time Measurement Unit (CTMU) .....                         | 241 |
| 25.0 | Special Features .....  | 249 |
| 26.0 | Development Support .....   | 261 |
| 27.0 | Electrical Characteristics .....                                  | 265 |
| 28.0 | Packaging Information .....                                       | 297 |
|      | Appendix A: Revision History .....                                | 325 |
|      | Index .....   | 327 |
|      | The Microchip Web Site .....                                      | 333 |
|      | Customer Change Notification Service .....                        | 333 |
|      | Customer Support .....  | 333 |
|      | Product Identification System .....                               | 335 |

# PIC24FV16KM204 FAMILY

---

NOTES:

# PIC24FV16KM204 FAMILY

**TABLE 1-3: DEVICE FEATURES FOR THE PIC24FV16KM204 FAMILY**

| Features   | PIC24FV16KM204  | PIC24FV08KM204 | PIC24FV16KM202                | PIC24FV08KM202 |
|--|---|----------------|-------------------------------|----------------|
| Operating Frequency                              | DC-32 MHz   |                |                               |                |
| Program Memory (bytes)                           | 16K   | 8K             | 16K                           | 8K             |
| Program Memory (instructions)                    | 5632  | 2816           | 5632                          | 2816           |
| Data Memory (bytes)                              | 2048  |                |                               |                |
| Data EEPROM Memory (bytes)                       | 512   |                |                               |                |
| Interrupt Sources (soft vectors/NMI traps)       | 40 (36/4)   |                |                               |                |
| Voltage Range                                    | 2.0-5.5V  |                |                               |                |
| I/O Ports  | PORTA<11:7,5:0><br>PORTB<15:0><br>PORTC<9:0>  |                | PORTA<7,5:0><br>PORTB<15:0>   |                |
| Total I/O Pins                                   | 37  |                | 23                            |                |
| Timers   | 11<br>(One 16-bit timer, five MCCPs/SCCPs with up to two 16/32 timers each)   |                |                               |                |
| Capture/Compare/PWM modules                      |   |                |                               |                |
| MCCP   | 3   |                |                               |                |
| SCCP   | 2   |                |                               |                |
| Serial Communications                            |   |                |                               |                |
| MSSP   | 2   |                |                               |                |
| UART   | 2   |                |                               |                |
| Input Change Notification Interrupt              | 36  |                | 22                            |                |
| 12-Bit Analog-to-Digital Module (input channels) | 22  |                | 19                            |                |
| Analog Comparators                               | 3   |                |                               |                |
| 8-Bit Digital-to-Analog Converters               | 2   |                |                               |                |
| Operational Amplifiers                           | 2   |                |                               |                |
| Charge Time Measurement Unit (CTMU)              | Yes   |                |                               |                |
| Real-Time Clock and Calendar (RTCC)              | Yes   |                |                               |                |
| Configurable Logic Cell (CLC)                    | 2   |                |                               |                |
| Resets (and delays)                              | POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock) |                |                               |                |
| Instruction Set                                  | 76 Base Instructions, Multiple Addressing Mode Variations   |                |                               |                |
| Packages   | 44-Pin QFN/TQFP,<br>48-Pin UQFN   |                | 28-Pin<br>SPDIP/SSOP/SOIC/QFN |                |

TABLE 1-5: PIC24FV16KM204 FAMILY PINOUT DESCRIPTION

| Function | F                                |                                  |               |                        |                | FV                               |                                  |               |                        |                | I/O | Buffer            | Description                       |
|----------|----------------------------------|----------------------------------|---------------|------------------------|----------------|----------------------------------|----------------------------------|---------------|------------------------|----------------|-----|-------------------|-----------------------------------|
|          | Pin Number                       |                                  |               |                        |                | Pin Number                       |                                  |               |                        |                |     |                   |                                   |
|          | 20-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>QFN | 44-Pin<br>QFN/<br>TQFP | 48-Pin<br>UQFN | 20-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>QFN | 44-Pin<br>QFN/<br>TQFP | 48-Pin<br>UQFN |     |                   |                                   |
| AN0      | 2                                | 2                                | 27            | 19                     | 21             | 2                                | 2                                | 27            | 19                     | 21             | I   | ANA               | A/D Analog Inputs                 |
| AN1      | 3                                | 3                                | 28            | 20                     | 22             | 3                                | 3                                | 28            | 20                     | 22             | I   | ANA               | A/D Analog Inputs                 |
| AN2      | 4                                | 4                                | 1             | 21                     | 23             | 4                                | 4                                | 1             | 21                     | 23             | I   | ANA               | A/D Analog Inputs                 |
| AN3      | 5                                | 5                                | 2             | 22                     | 24             | 5                                | 5                                | 2             | 22                     | 24             | I   | ANA               | A/D Analog Inputs                 |
| AN4      | 6                                | 6                                | 3             | 23                     | 25             | 6                                | 6                                | 3             | 23                     | 25             | I   | ANA               | A/D Analog Inputs                 |
| AN5      | —                                | 7                                | 4             | 24                     | 26             | —                                | 7                                | 4             | 24                     | 26             | I   | ANA               | A/D Analog Inputs                 |
| AN6      | —                                | —                                | —             | 25                     | 27             | —                                | —                                | —             | 25                     | 27             | I   | ANA               | A/D Analog Inputs                 |
| AN7      | —                                | —                                | —             | 26                     | 28             | —                                | —                                | —             | 26                     | 28             | I   | ANA               | A/D Analog Inputs                 |
| AN8      | —                                | —                                | —             | 27                     | 29             | —                                | —                                | —             | 27                     | 29             | I   | ANA               | A/D Analog Inputs                 |
| AN9      | 18                               | 26                               | 23            | 15                     | 16             | 18                               | 26                               | 23            | 15                     | 16             | I   | ANA               | A/D Analog Inputs                 |
| AN10     | 17                               | 25                               | 22            | 14                     | 15             | 17                               | 25                               | 22            | 14                     | 15             | I   | ANA               | A/D Analog Inputs                 |
| AN11     | 16                               | 24                               | 21            | 11                     | 12             | 16                               | 24                               | 21            | 11                     | 12             | I   | ANA               | A/D Analog Inputs                 |
| AN12     | 15                               | 23                               | 20            | 10                     | 11             | 15                               | 23                               | 20            | 10                     | 11             | I   | ANA               | A/D Analog Inputs                 |
| AN13     | 7                                | 9                                | 6             | 30                     | 33             | 7                                | 9                                | 6             | 30                     | 33             | I   | ANA               | A/D Analog Inputs                 |
| AN14     | 8                                | 10                               | 7             | 31                     | 34             | 8                                | 10                               | 7             | 31                     | 34             | I   | ANA               | A/D Analog Inputs                 |
| AN15     | 9                                | 11                               | 8             | 33                     | 36             | 9                                | 11                               | 8             | 33                     | 36             | I   | ANA               | A/D Analog Inputs                 |
| AN16     | 10                               | 12                               | 9             | 34                     | 37             | 10                               | 12                               | 9             | 34                     | 37             | I   | ANA               | A/D Analog Inputs                 |
| AN17     | —                                | 14                               | 11            | 41                     | 45             | —                                | 14                               | 11            | 41                     | 45             | I   | ANA               | A/D Analog Inputs                 |
| AN18     | —                                | 15                               | 12            | 42                     | 46             | —                                | 15                               | 12            | 42                     | 46             | I   | ANA               | A/D Analog Inputs                 |
| AN19     | 11                               | 16                               | 13            | 43                     | 47             | 11                               | 16                               | 13            | 43                     | 47             | I   | ANA               | A/D Analog Inputs                 |
| AN20     | 12                               | 17                               | 14            | 44                     | 48             | 12                               | 17                               | 14            | 44                     | 48             | I   | ANA               | A/D Analog Inputs                 |
| AN21     | 13                               | 18                               | 15            | 1                      | 1              | 13                               | 18                               | 15            | 1                      | 1              | I   | ANA               | A/D Analog Inputs                 |
| ASCL1    | —                                | 15                               | 12            | 42                     | 46             | —                                | 15                               | 12            | 42                     | 46             | I/O | I <sup>2</sup> C™ | Alternate I2C1 Clock Input/Output |
| ASDA1    | —                                | 14                               | 11            | 41                     | 45             | —                                | 14                               | 11            | 41                     | 45             | I/O | I <sup>2</sup> C  | Alternate I2C1 Data Input/Output  |
| AVDD     | 20                               | 28                               | 25            | 17                     | 18             | 20                               | 28                               | 25            | 17                     | 18             | P   | —                 | A/D Supply Pins                   |
| AVSS     | 19                               | 27                               | 24            | 16                     | 17             | 19                               | 27                               | 24            | 16                     | 17             | P   | —                 | A/D Supply Pins                   |
| C1INA    | 8                                | 7                                | 4             | 24                     | 26             | 8                                | 7                                | 4             | 24                     | 26             | I   | ANA               | Comparator 1 Input A (+)          |
| C1INB    | 7                                | 6                                | 3             | 23                     | 25             | 7                                | 6                                | 3             | 23                     | 25             | I   | ANA               | Comparator 1 Input B (-)          |
| C1INC    | 5                                | 5                                | 2             | 22                     | 24             | 5                                | 5                                | 2             | 22                     | 24             | I   | ANA               | Comparator 1 Input C (+)          |
| C1IND    | 4                                | 4                                | 1             | 21                     | 23             | 4                                | 4                                | 1             | 21                     | 23             | I   | ANA               | Comparator 1 Input D (-)          |

**Legend:** ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus input buffer

TABLE 1-5: PIC24FV16KM204 FAMILY PINOUT DESCRIPTION (CONTINUED)

| Function | F                                |                                  |               |                        |                | FV                               |                                  |               |                        |                | I/O | Buffer | Description                     |
|----------|----------------------------------|----------------------------------|---------------|------------------------|----------------|----------------------------------|----------------------------------|---------------|------------------------|----------------|-----|--------|---------------------------------|
|          | Pin Number                       |                                  |               |                        |                | Pin Number                       |                                  |               |                        |                |     |        |                                 |
|          | 20-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>QFN | 44-Pin<br>QFN/<br>TQFP | 48-Pin<br>UQFN | 20-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>QFN | 44-Pin<br>QFN/<br>TQFP | 48-Pin<br>UQFN |     |        |                                 |
| RB9      | 13                               | 18                               | 15            | 1                      | 1              | 13                               | 18                               | 15            | 1                      | 1              | I/O | ST     | PORTB Pins                      |
| RB10     | —                                | 21                               | 18            | 8                      | 9              | —                                | 21                               | 18            | 8                      | 9              | I/O | ST     | PORTB Pins                      |
| RB11     | —                                | 22                               | 19            | 9                      | 10             | —                                | 22                               | 19            | 9                      | 10             | I/O | ST     | PORTB Pins                      |
| RB12     | 15                               | 23                               | 20            | 10                     | 11             | 15                               | 23                               | 20            | 10                     | 11             | I/O | ST     | PORTB Pins                      |
| RB13     | 16                               | 24                               | 21            | 11                     | 12             | 16                               | 24                               | 21            | 11                     | 12             | I/O | ST     | PORTB Pins                      |
| RB14     | 17                               | 25                               | 22            | 14                     | 15             | 17                               | 25                               | 22            | 14                     | 15             | I/O | ST     | PORTB Pins                      |
| RB15     | 18                               | 26                               | 23            | 15                     | 16             | 18                               | 26                               | 23            | 15                     | 16             | I/O | ST     | PORTB Pins                      |
| RC0      | —                                | —                                | —             | 25                     | 27             | —                                | —                                | —             | 25                     | 27             | I/O | ST     | PORTC Pins                      |
| RC1      | —                                | —                                | —             | 26                     | 28             | —                                | —                                | —             | 26                     | 28             | I/O | ST     | PORTC Pins                      |
| RC2      | —                                | —                                | —             | 27                     | 29             | —                                | —                                | —             | 27                     | 29             | I/O | ST     | PORTC Pins                      |
| RC3      | —                                | —                                | —             | 36                     | 39             | —                                | —                                | —             | 36                     | 39             | I/O | ST     | PORTC Pins                      |
| RC4      | —                                | —                                | —             | 37                     | 40             | —                                | —                                | —             | 37                     | 40             | I/O | ST     | PORTC Pins                      |
| RC5      | —                                | —                                | —             | 38                     | 41             | —                                | —                                | —             | 38                     | 41             | I/O | ST     | PORTC Pins                      |
| RC6      | —                                | —                                | —             | 2                      | 2              | —                                | —                                | —             | 2                      | 2              | I/O | ST     | PORTC Pins                      |
| RC7      | —                                | —                                | —             | 3                      | 3              | —                                | —                                | —             | 3                      | 3              | I/O | ST     | PORTC Pins                      |
| RC8      | —                                | —                                | —             | 4                      | 4              | —                                | —                                | —             | 4                      | 4              | I/O | ST     | PORTC Pins                      |
| RC9      | —                                | —                                | —             | 5                      | 5              | —                                | —                                | —             | 5                      | 5              | I/O | ST     | PORTC Pins                      |
| REF0     | 18                               | 26                               | 23            | 15                     | 16             | 18                               | 26                               | 23            | 15                     | 16             | O   | —      | Reference Clock Output          |
| RTCC     | —                                | 25                               | 22            | 14                     | 15             | —                                | 25                               | 22            | 14                     | 15             | O   | —      | Real-Time Clock/Calendar Output |
| SCK1     | 15                               | 22                               | 19            | 9                      | 10             | 15                               | 22                               | 19            | 9                      | 10             | I/O | ST     | MSSP1 SPI Clock                 |
| SDI1     | 17                               | 21                               | 18            | 8                      | 9              | 17                               | 21                               | 18            | 8                      | 9              | I   | ST     | MSSP1 SPI Data Input            |
| SDO1     | 16                               | 24                               | 21            | 11                     | 12             | 16                               | 24                               | 21            | 11                     | 12             | O   | —      | MSSP1 SPI Data Output           |
| SS1      | 18                               | 26                               | 23            | 15                     | 16             | 18                               | 26                               | 23            | 15                     | 16             | I   | ST     | MSSP1 SPI Slave Select Input    |
| SCK2     | —                                | 14                               | 11            | 38                     | 41             | —                                | 14                               | 11            | 38                     | 41             | I/O | ST     | MSSP2 SPI Clock                 |
| SDI2     | —                                | 19                               | 16            | 36                     | 39             | —                                | 19                               | 16            | 36                     | 39             | I   | ST     | MSSP2 SPI Data Input            |
| SDO2     | —                                | 15                               | 12            | 37                     | 40             | —                                | 15                               | 12            | 37                     | 40             | O   | —      | MSSP2 SPI Data Output           |
| SS2      | —                                | 23                               | 20            | 35                     | 38             | —                                | 23                               | 20            | 35                     | 38             | I   | ST     | MSSP2 SPI Slave Select Input    |

**Legend:** ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus input buffer

**TABLE 4-9: M CCP2 REGISTER MAP**

| File Name | Addr. | Bit 15                                    | Bit 14 | Bit 13               | Bit 12               | Bit 11               | Bit 10               | Bit 9                | Bit 8                | Bit 7   | Bit 6   | Bit 5   | Bit 4                 | Bit 3   | Bit 2   | Bit 1                  | Bit 0                  | All Resets |
|-----------|-------|---|--------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|---------|---------|---------|-----------------------|---------|---------|------------------------|------------------------|------------|
| CCP2CON1L | 164h  | CCPON                                     | —      | CCPSIDL              | r                    | TMRSYNC              | CLKSEL2              | CLKSEL1              | CLKSEL0              | TMRPS1  | TMRPS0  | T32     | CCSEL                 | MOD3    | MOD2    | MOD1                   | MOD0                   | 0000       |
| CCP2CON1H | 166h  | OPSSRC                                    | RTRGEN | —                    | —                    | IOPS3                | IOPS2                | IOPS1                | IOPS0                | TRIGEN  | ONESHOT | ALTSYNC | SYNC4                 | SYNC3   | SYNC2   | SYNC1                  | SYNC0                  | 0000       |
| CCP2CON2L | 168h  | PWMRSEN                                   | ASDGM  | —                    | SSDG                 | —                    | —                    | —                    | —                    | ASDG7   | ASDG6   | ASDG5   | ASDG4                 | ASDG3   | ASDG2   | ASDG1                  | ASDG0                  | 0000       |
| CCP2CON2H | 16Ah  | OENSYNC                                   | —      | OCFEN <sup>(1)</sup> | OCEEN <sup>(1)</sup> | OCDEN <sup>(1)</sup> | OCCEN <sup>(1)</sup> | OCBEN <sup>(1)</sup> | OCAEN                | ICGSM1  | ICGSM0  | —       | AUXOUT1               | AUXOUT0 | ICSEL2  | ICSEL1                 | ICSEL0                 | 0100       |
| CCP2CON3L | 16Ch  | —   | —      | —                    | —                    | —                    | —                    | —                    | —                    | —       | —       | DT5     | DT4                   | DT3     | DT2     | DT1                    | DT0                    | 0000       |
| CCP2CON3H | 16Eh  | OETRIG                                    | OSCNT2 | OSCNT1               | OSCNT0               | —                    | OUTM2 <sup>(1)</sup> | OUTM1 <sup>(1)</sup> | OUTM0 <sup>(1)</sup> | —       | —       | POLACE  | POLBDF <sup>(1)</sup> | PSSACE1 | PSSACE0 | PSSBDF1 <sup>(1)</sup> | PSSBDF0 <sup>(1)</sup> | 0000       |
| CCP2STATL | 170h  | —   | —      | —                    | —                    | —                    | —                    | —                    | —                    | CCPTRIG | TRSET   | TRCLR   | ASEVT                 | SCEVT   | ICDIS   | ICOV                   | ICBNE                  | 0000       |
| CCP2TMRL  | 174h  | MCCP2 Time Base Register Low Word         |        |                      |                      |                      |                      |                      |                      |         |         |         |                       |         |         |                        |                        | 0000       |
| CCP2TMRH  | 176h  | MCCP2 Time Base Register High Word        |        |                      |                      |                      |                      |                      |                      |         |         |         |                       |         |         |                        |                        | 0000       |
| CCP2PRL   | 178h  | MCCP2 Time Base Period Register Low Word  |        |                      |                      |                      |                      |                      |                      |         |         |         |                       |         |         |                        |                        | FFFF       |
| CCP2PRH   | 17Ah  | MCCP2 Time Base Period Register High Word |        |                      |                      |                      |                      |                      |                      |         |         |         |                       |         |         |                        |                        | FFFF       |
| CCP2RAL   | 17Ch  | Output Compare 2 Data Word A              |        |                      |                      |                      |                      |                      |                      |         |         |         |                       |         |         |                        |                        | 0000       |
| CCP2RBL   | 180h  | Output Compare 2 Data Word B              |        |                      |                      |                      |                      |                      |                      |         |         |         |                       |         |         |                        |                        | 0000       |
| CCP2BUFL  | 184h  | Input Capture 2 Data Buffer Low Word      |        |                      |                      |                      |                      |                      |                      |         |         |         |                       |         |         |                        |                        | 0000       |
| CCP2BUFH  | 186h  | Input Capture 2 Data Buffer High Word     |        |                      |                      |                      |                      |                      |                      |         |         |         |                       |         |         |                        |                        | 0000       |

**Legend:** x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

**Note 1:** These bits are available only on PIC24F(V)16KM2XX devices.

TABLE 4-11: SCCP4 REGISTER MAP

| File Name                | Addr. | Bit 15                                    | Bit 14 | Bit 13  | Bit 12 | Bit 11  | Bit 10  | Bit 9   | Bit 8   | Bit 7   | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2   | Bit 1  | Bit 0  | All Resets |
|--------------------------|-------|---|--------|---------|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|--------|--------|------------|
| CCP4CON1L <sup>(1)</sup> | 1ACh  | CCPON                                     | —      | CCPSIDL | r      | TMRSYNC | CLKSEL2 | CLKSEL1 | CLKSEL0 | TMRPS1  | TMRPS0  | T32     | CCSEL   | MOD3    | MOD2    | MOD1   | MOD0   | 0000       |
| CCP4CON1H <sup>(1)</sup> | 1AEh  | OPSSRC                                    | RTRGEN | —       | —      | IOPS3   | IOPS2   | IOPS1   | IOPS0   | TRIGEN  | ONESHOT | ALTSYNC | SYNC4   | SYNC3   | SYNC2   | SYNC1  | SYNC0  | 0000       |
| CCP4CON2L <sup>(1)</sup> | 1B0h  | PWMRSEN                                   | ASDGM  | —       | SSDG   | —       | —       | —       | —       | ASDG7   | ASDG6   | ASDG5   | ASDG4   | ASDG3   | ASDG2   | ASDG1  | ASDG0  | 0000       |
| CCP4CON2H <sup>(1)</sup> | 1B2h  | OENSYNC                                   | —      | —       | —      | —       | —       | —       | OCAEN   | ICGSM1  | ICGSM0  | —       | AUXOUT1 | AUXOUT0 | ICSEL2  | ICSEL1 | ICSEL0 | 0100       |
| CCP4CON3H <sup>(1)</sup> | 1B6h  | OETRIG                                    | OSCNT2 | OSCNT1  | OSCNT0 | —       | —       | —       | —       | —       | —       | POLACE  | —       | PSSACE1 | PSSACE0 | —      | —      | 0000       |
| CCP4STATL <sup>(1)</sup> | 1B8h  | —   | —      | —       | —      | —       | —       | —       | —       | CCPTRIG | TRSET   | TRCLR   | ASEVT   | SCEVT   | ICDIS   | ICOV   | ICBNE  | 0000       |
| CCP4TMRL <sup>(1)</sup>  | 1BCh  | SCCP4 Time Base Register Low Word         |        |         |        |         |         |         |         |         |         |         |         |         |         |        |        | 0000       |
| CCP4TMRH <sup>(1)</sup>  | 1BEh  | SCCP4 Time Base Register High Word        |        |         |        |         |         |         |         |         |         |         |         |         |         |        |        | 0000       |
| CCP4PRL <sup>(1)</sup>   | 1C0h  | SCCP4 Time Base Period Register Low Word  |        |         |        |         |         |         |         |         |         |         |         |         |         |        |        | FFFF       |
| CCP4PRH <sup>(1)</sup>   | 1C2h  | SCCP4 Time Base Period Register High Word |        |         |        |         |         |         |         |         |         |         |         |         |         |        |        | FFFF       |
| CCP4RAL <sup>(1)</sup>   | 1C4h  | Output Compare 4 Data Word A              |        |         |        |         |         |         |         |         |         |         |         |         |         |        |        | 0000       |
| CCP4RBL <sup>(1)</sup>   | 1C8h  | Output Compare 4 Data Word B              |        |         |        |         |         |         |         |         |         |         |         |         |         |        |        | 0000       |
| CCP4BUFL <sup>(1)</sup>  | 1CCh  | Input Capture 4 Data Buffer Low Word      |        |         |        |         |         |         |         |         |         |         |         |         |         |        |        | 0000       |
| CCP4BUFH <sup>(1)</sup>  | 1CEh  | Input Capture 4 Data Buffer High Word     |        |         |        |         |         |         |         |         |         |         |         |         |         |        |        | 0000       |

**Legend:** x = unknown, u = unchanged, — = unimplemented, c = value depends on condition, r = reserved.

**Note 1:** These registers are available only on PIC24F(V)16KM2XX devices.

# PIC24FV16KM204 FAMILY

---

## EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE – ASSEMBLY LANGUAGE CODE

```
DISI    #5                ; Block all interrupts
                          ; for next 5 instructions

MOV     #0x55, W0
MOV     W0, NVMKEY        ; Write the 55 key
MOV     #0xAA, W1        ;
MOV     W1, NVMKEY        ; Write the AA key
BSET    NVMCON, #WR       ; Start the erase sequence
NOP     ; 2 NOPs required after setting WR
NOP     ;
BTSC    NVMCON, #15       ; Wait for the sequence to be completed
BRA     $-2               ;
```

## EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE – ‘C’ LANGUAGE CODE

```
// C example using MPLAB C30

asm("DISI #5");           // Block all interrupts for next 5 instructions

__builtin_write_NVM();    // Perform unlock sequence and set WR
```

# PIC24FV16KM204 FAMILY

## 7.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. For more information, see **Section 9.0 “Oscillator Configuration”**.

**TABLE 7-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)**

| Reset Type               | Clock Source Determinant                     |
|--------------------------|--|
| POR                      | FNOSC<2:0> Configuration bits (FOSCSEL<2:0>) |
| BOR                      |  |
| $\overline{\text{MCLR}}$ | COSC<2:0> Control bits (OSCCON<14:12>)       |
| WDTO                     |  |
| SWR                      |  |

## 7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the system Reset signal,  $\overline{\text{SYSRST}}$ , is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable  $\overline{\text{SYSRST}}$  delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the  $\overline{\text{SYSRST}}$  signal is released.

**TABLE 7-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS**

| Reset Type         | Clock Source | $\overline{\text{SYSRST}}$ Delay | System Clock Delay | Notes      |
|--------------------|--------------|----------------------------------|--------------------|------------|
| POR <sup>(6)</sup> | EC           | TPOR + TPWRT                     | —                  | 1, 2       |
|                    | FRC, FRCDIV  | TPOR + TPWRT                     | TFRC               | 1, 2, 3    |
|                    | LPRC         | TPOR + TPWRT                     | TLPRC              | 1, 2, 3    |
|                    | ECPLL        | TPOR + TPWRT                     | TLOCK              | 1, 2, 4    |
|                    | FRCPLL       | TPOR + TPWRT                     | TFRC + TLOCK       | 1, 2, 3, 4 |
|                    | XT, HS, SOSC | TPOR + TPWRT                     | TOST               | 1, 2, 5    |
|                    | XTPLL, HSPLL | TPOR + TPWRT                     | TOST + TLOCK       | 1, 2, 4, 5 |
| BOR                | EC           | TPWRT                            | —                  | 2          |
|                    | FRC, FRCDIV  | TPWRT                            | TFRC               | 2, 3       |
|                    | LPRC         | TPWRT                            | TLPRC              | 2, 3       |
|                    | ECPLL        | TPWRT                            | TLOCK              | 2, 4       |
|                    | FRCPLL       | TPWRT                            | TFRC + TLOCK       | 2, 3, 4    |
|                    | XT, HS, SOSC | TPWRT                            | TOST               | 2, 5       |
|                    | XTPLL, HSPLL | TPWRT                            | TFRC + TLOCK       | 2, 3, 4    |
| All Others         | Any Clock    | —                                | —                  | None       |

**Note 1:** TPOR = Power-on Reset delay.

**2:** TPWRT = 64 ms nominal if the Power-up Timer is enabled; otherwise, it is zero.

**3:** TFRC and TLPRC = RC Oscillator start-up times.

**4:** TLOCK = PLL Lock time.

**5:** TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system.

**6:** If Two-Speed Start-up is enabled, regardless of the Primary Oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid.

**Note:** For detailed operating frequency and timing specifications, see **Section 27.0 “Electrical Characteristics”**.

# PIC24FV16KM204 FAMILY

## REGISTER 8-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

|           |           |           |     |     |     |     |           |
|-----------|-----------|-----------|-----|-----|-----|-----|-----------|
| R/W-0, HS | R/W-0, HS | R/W-0, HS | U-0 | U-0 | U-0 | U-0 | R/W-0, HS |
| DAC2IF    | DAC1IF    | CTMUIF    | —   | —   | —   | —   | HLVDIF    |
| bit 15    |           |           |     |     |     |     | bit 8     |

|       |     |     |     |     |           |           |       |
|-------|-----|-----|-----|-----|-----------|-----------|-------|
| U-0   | U-0 | U-0 | U-0 | U-0 | R/W-0, HS | R/W-0, HS | U-0   |
| —     | —   | —   | —   | —   | U2ERIF    | U1ERIF    | —     |
| bit 7 |     |     |     |     |           |           | bit 0 |

|                   |                                    |
|-------------------|------------------------------------|
| <b>Legend:</b>    | HS = Hardware Settable bit         |
| R = Readable bit  | W = Writable bit                   |
| -n = Value at POR | '1' = Bit is set                   |
|                   | U = Unimplemented bit, read as '0' |
|                   | '0' = Bit is cleared               |
|                   | x = Bit is unknown                 |

- bit 15      **DAC2IF:** Digital-to-Analog Converter 2 Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 14      **DAC1IF:** Digital-to-Analog Converter 1 Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 13      **CTMUIF:** CTMU Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 12-9    **Unimplemented:** Read as '0'
- bit 8        **HLVDIF:** High/Low-Voltage Detect Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 7-3     **Unimplemented:** Read as '0'
- bit 2        **U2ERIF:** UART2 Error Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 1        **U1ERIF:** UART1 Error Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 0        **Unimplemented:** Read as '0'

# PIC24FV16KM204 FAMILY

## REGISTER 8-23: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

|        |       |       |       |       |       |       |       |
|--------|-------|-------|-------|-------|-------|-------|-------|
| U-0    | R/W-1 | R/W-0 | R/W-0 | U-0   | R/W-1 | R/W-0 | R/W-0 |
| —      | CNIP2 | CNIP1 | CNIP0 | —     | CMIP2 | CMIP1 | CMIP0 |
| bit 15 |       |       |       | bit 8 |       |       |       |

|       |         |         |         |       |         |         |         |
|-------|---------|---------|---------|-------|---------|---------|---------|
| U-0   | R/W-1   | R/W-0   | R/W-0   | U-0   | R/W-1   | R/W-0   | R/W-0   |
| —     | BCL1IP2 | BCL1IP1 | BCL1IP0 | —     | SSP1IP2 | SSP1IP1 | SSP1IP0 |
| bit 7 |         |         |         | bit 0 |         |         |         |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **Unimplemented:** Read as '0'
- bit 14-12    **CNIP<2:0>:** Input Change Notification Interrupt Priority bits  
               111 = Interrupt is Priority 7 (highest priority interrupt)  
               •  
               •  
               •  
               001 = Interrupt is Priority 1  
               000 = Interrupt source is disabled
- bit 11      **Unimplemented:** Read as '0'
- bit 10-8    **CMIP<2:0>:** Comparator Interrupt Priority bits  
               111 = Interrupt is Priority 7 (highest priority interrupt)  
               •  
               •  
               •  
               001 = Interrupt is Priority 1  
               000 = Interrupt source is disabled
- bit 7      **Unimplemented:** Read as '0'
- bit 6-4    **BCL1IP<2:0>:** MSSP1 I<sup>2</sup>C™ Bus Collision Interrupt Priority bits  
               111 = Interrupt is Priority 7 (highest priority interrupt)  
               •  
               •  
               •  
               001 = Interrupt is Priority 1  
               000 = Interrupt source is disabled
- bit 3      **Unimplemented:** Read as '0'
- bit 2-0    **SSP1IP<2:0>:** MSSP1 SPI/I<sup>2</sup>C Event Interrupt Priority bits  
               111 = Interrupt is Priority 7 (highest priority interrupt)  
               •  
               •  
               •  
               001 = Interrupt is Priority 1  
               000 = Interrupt source is disabled

# PIC24FV16KM204 FAMILY

## 10.0 POWER-SAVING FEATURES

**Note:** This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the “PIC24F Family Reference Manual”, “Power-Saving Features with VBAT” (DS30622).

This FRM describes some features which are not implemented in this device. Sections related to the VBAT pin and Deep Sleep do not apply to the PIC24FV16KM204 family.

The PIC24FV16KM204 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application’s power consumption, while still maintaining critical application features, such as timing-sensitive communications.

### 10.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 “Oscillator Configuration”**.

### 10.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation.

#### EXAMPLE 10-1: ‘C’ POWER-SAVING ENTRY

```
Sleep();           //Put the device into Sleep mode
Idle();           //Put the device into Idle mode
```

The ‘C’ syntax of the PWRSAV instruction is shown in Example 10-1.

**Note:** SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to “wake-up”.

#### 10.2.1 SLEEP MODE

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC with LPRC as the clock source is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification on the I/O ports or peripherals that use an External Clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- On any form of device Reset
- On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

# PIC24FV16KM204 FAMILY

## REGISTER 13-6: CCPxCON3H: CCPx CONTROL 3 HIGH REGISTERS

|        |        |        |        |     |                      |                      |                      |
|--------|--------|--------|--------|-----|----------------------|----------------------|----------------------|
| R/W-0  | R/W-0  | R/W-0  | R/W-0  | U-0 | R/W-0                | R/W-0                | R/W-0                |
| OETRIG | OSCNT2 | OSCNT1 | OSCNT0 | —   | OUTM2 <sup>(1)</sup> | OUTM1 <sup>(1)</sup> | OUTM0 <sup>(1)</sup> |
| bit 15 |        |        |        |     |                      |                      | bit 8                |

|       |     |        |                       |         |         |                        |                        |
|-------|-----|--------|-----------------------|---------|---------|------------------------|------------------------|
| U-0   | U-0 | R/W-0  | R/W-0                 | R/W-0   | R/W-0   | R/W-0                  | R/W-0                  |
| —     | —   | POLACE | POLBDF <sup>(1)</sup> | PSSACE1 | PSSACE0 | PSSBDF1 <sup>(1)</sup> | PSSBDF0 <sup>(1)</sup> |
| bit 7 |     |        |                       |         |         |                        | bit 0                  |

### Legend:

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
 -n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

- bit 15            **OETRIG:** CCPx Dead-Time Select bit  
 1 = For Triggered mode (TRIGEN = 1): Module does not drive enabled output pins until triggered  
 0 = Normal output pin operation
- bit 14-12        **OSCNT<2:0>:** One-Shot Event Count bits  
 111 = Extend one-shot event by 7 time base periods (8 time base periods total)  
 110 = Extend one-shot event by 6 time base periods (7 time base periods total)  
 101 = Extend one-shot event by 5 time base periods (6 time base periods total)  
 100 = Extend one-shot event by 4 time base periods (5 time base periods total)  
 011 = Extend one-shot event by 3 time base periods (4 time base periods total)  
 010 = Extend one-shot event by 2 time base periods (3 time base periods total)  
 001 = Extend one-shot event by 1 time base period (2 time base periods total)  
 000 = Do not extend one-shot Trigger event
- bit 11            **Unimplemented:** Read as '0'
- bit 10-8         **OUTM<2:0>:** PWMx Output Mode Control bits<sup>(1)</sup>  
 111 = Reserved  
 110 = Output Scan mode  
 101 = Brush DC Output mode, forward  
 100 = Brush DC Output mode, reverse  
 011 = Reserved  
 010 = Half-Bridge Output mode  
 001 = Push-Pull Output mode  
 000 = Steerable Single Output mode
- bit 7-6          **Unimplemented:** Read as '0'
- bit 5            **POLACE:** CCPx Output Pins, OCxA, OCxC and OCxE, Polarity Control bit  
 1 = Output pin polarity is active-low  
 0 = Output pin polarity is active-high
- bit 4            **POLBDF:** CCPx Output Pins, OCxB, OCxD and OCxF, Polarity Control bit<sup>(1)</sup>  
 1 = Output pin polarity is active-low  
 0 = Output pin polarity is active-high
- bit 3-2         **PSSACE<1:0>:** PWMx Output Pins, OCxA, OCxC and OCxE, Shutdown State Control bits  
 11 = Pins are driven active when a shutdown event occurs  
 10 = Pins are driven inactive when a shutdown event occurs  
 0x = Pins are tri-stated when a shutdown event occurs
- bit 1-0         **PSSBDF<1:0>:** PWMx Output Pins, OCxB, OCxD, and OCxF, Shutdown State Control bits<sup>(1)</sup>  
 11 = Pins are driven active when a shutdown event occurs  
 10 = Pins are driven inactive when a shutdown event occurs  
 0x = Pins are in a high-impedance state when a shutdown event occurs

**Note 1:** These bits are implemented in MCCPx modules only.

# PIC24FV16KM204 FAMILY

## REGISTER 16-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

|        |     |     |     |     |       |       |       |
|--------|-----|-----|-----|-----|-------|-------|-------|
| U-0    | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x |
| —      | —   | —   | —   | —   | WDAY2 | WDAY1 | WDAY0 |
| bit 15 |     |     |     |     |       |       | bit 8 |

|       |     |        |        |        |        |        |        |
|-------|-----|--------|--------|--------|--------|--------|--------|
| U-0   | U-0 | R/W-x  | R/W-x  | R/W-x  | R/W-x  | R/W-x  | R/W-x  |
| —     | —   | HRTEN1 | HRTEN0 | HRONE3 | HRONE2 | HRONE1 | HRONE0 |
| bit 7 |     |        |        |        |        |        | bit 0  |

### Legend:

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
 -n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

- bit 15-11      **Unimplemented:** Read as '0'
- bit 10-8      **WDAY<2:0>:** Binary Coded Decimal Value of Weekday Digit bits  
Contains a value from 0 to 6.
- bit 7-6      **Unimplemented:** Read as '0'
- bit 5-4      **HRTEN<1:0>:** Binary Coded Decimal Value of Hour's Tens Digit bits  
Contains a value from 0 to 2.
- bit 3-0      **HRONE<3:0>:** Binary Coded Decimal Value of Hour's Ones Digit bits  
Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

## REGISTER 16-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

|        |         |         |         |         |         |         |         |
|--------|---------|---------|---------|---------|---------|---------|---------|
| U-0    | R/W-x   |
| —      | MINTEN2 | MINTEN1 | MINTEN0 | MINONE3 | MINONE2 | MINONE1 | MINONE0 |
| bit 15 |         |         |         |         |         |         | bit 8   |

|       |         |         |         |         |         |         |         |
|-------|---------|---------|---------|---------|---------|---------|---------|
| U-0   | R/W-x   |
| —     | SECTEN2 | SECTEN1 | SECTEN0 | SECONE3 | SECONE2 | SECONE1 | SECONE0 |
| bit 7 |         |         |         |         |         |         | bit 0   |

### Legend:

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
 -n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

- bit 15      **Unimplemented:** Read as '0'
- bit 14-12    **MINTEN<2:0>:** Binary Coded Decimal Value of Minute's Tens Digit bits  
Contains a value from 0 to 5.
- bit 11-8    **MINONE<3:0>:** Binary Coded Decimal Value of Minute's Ones Digit bits  
Contains a value from 0 to 9.
- bit 7      **Unimplemented:** Read as '0'
- bit 6-4    **SECTEN<2:0>:** Binary Coded Decimal Value of Second's Tens Digit bits  
Contains a value from 0 to 5.
- bit 3-0    **SECONE<3:0>:** Binary Coded Decimal Value of Second's Ones Digit bits  
Contains a value from 0 to 9.

# PIC24FV16KM204 FAMILY

## REGISTER 19-7: AD1CHITL: A/D SCAN COMPARE HIT REGISTER (LOW WORD)<sup>(1)</sup>

|        |       |       |       |       |       |       |                       |
|--------|-------|-------|-------|-------|-------|-------|-----------------------|
| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0                 |
| CHH15  | CHH14 | CHH13 | CHH12 | CHH11 | CHH10 | CHH9  | CHH8 <sup>(2,3)</sup> |
| bit 15 |       |       |       |       |       |       | bit 8                 |

|                       |                       |                     |       |       |       |       |       |
|-----------------------|-----------------------|---------------------|-------|-------|-------|-------|-------|
| R/W-0                 | R/W-0                 | R/W-0               | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| CHH7 <sup>(2,3)</sup> | CHH6 <sup>(2,3)</sup> | CHH5 <sup>(2)</sup> | CHH4  | CHH3  | CHH2  | CHH1  | CHH0  |
| bit 7                 |                       |                     |       |       |       |       | bit 0 |

### Legend:

|                   |                  |  |
|-------------------|------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      x = Bit is unknown |

bit 15-0      **CHH<15:0>**: A/D Compare Hit bits<sup>(2,3)</sup>

If CM<1:0> = 11:

- 1 = A/D Result Buffer x has been written with data or a match has occurred
- 0 = A/D Result Buffer x has not been written with data

For All Other Values of CM<1:0>:

- 1 = A match has occurred on A/D Result Channel x
- 0 = No match has occurred on A/D Result Channel x

- Note 1:** Unimplemented channels are read as '0'.
- 2:** The CHH<8:5> bits are not implemented in 20-pin devices.
- 3:** The CHH<8:6> bits are not implemented in 28-pin devices.

# PIC24FV16KM204 FAMILY

**TABLE 27-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS**

| Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)<br>-40°C ≤ TA ≤ +125°C for Extended |        |                                      |       |       |       |       |  |
|--|--------|--------------------------------------|-------|-------|-------|-------|--|
| Param No.  | Symbol | Characteristics                      | Min   | Typ   | Max   | Units | Comments   |
|  | VBG    | Band Gap Reference Voltage           | 0.973 | 1.024 | 1.075 | V     | VDD > 4.5V for 4*VBG reference<br>VDD > 2.3V for 2*VBG reference |
|  | TBG    | Band Gap Reference Start-up Time     | —     | 1     | —     | ms    |  |
|  | VRGOUT | Regulator Output Voltage             | 3.1   | 3.3   | 3.6   | V     |  |
|  | CEFC   | External Filter Capacitor Value      | 4.7   | 10    | —     | μF    | Series resistance < 3 Ohm recommended;<br>< 5 Ohm is required.   |
|  | VLVR   | Low-Voltage Regulator Output Voltage | —     | 2.6   | —     | V     |  |

**TABLE 27-16: CTMU CURRENT SOURCE SPECIFICATIONS**


| DC CHARACTERISTICS |       |                                   | Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204)<br>2.0V to 5.5V (PIC24FV16KM204)<br>Operating temperature<br>-40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |                    |     |       |  |                     |
|--------------------|-------|-----------------------------------|--|--------------------|-----|-------|--|---------------------|
| Param No.          | Sym   | Characteristic                    | Min  | Typ <sup>(1)</sup> | Max | Units | Comments                               | Conditions          |
|                    | IOUT1 | CTMU Current Source, Base Range   | —  | 550                | —   | nA    | CTMUCON1L<1:0> = 01                    | 2.5V < VDD < VDDMAX |
|                    | IOUT2 | CTMU Current Source, 10x Range    | —  | 5.5                | —   | μA    | CTMUCON1L<1:0> = 10                    |                     |
|                    | IOUT3 | CTMU Current Source, 100x Range   | —  | 55                 | —   | μA    | CTMUCON1L<1:0> = 11                    |                     |
|                    | IOUT4 | CTMU Current Source, 1000x Range  | —  | 550                | —   | μA    | CTMUCON1L<1:0> = 00<br><b>(Note 2)</b> |                     |
|                    | VF    | Temperature Diode Forward Voltage | —  | .76                | —   | V     |  |                     |
|                    | VΔ    | Voltage Change per Degree Celsius | —  | 1.6                | —   | mV/°C |  |                     |

**Note 1:** Nominal value at the center point of the current trim range (CTMUCON1L<7:2> = 000000). On PIC24F16KM parts, the current output is limited to the typical current value when IOUT4 is chosen.

**2:** Do not use this current range with a temperature sensing diode.

# PIC24FV16KM204 FAMILY


**FIGURE 27-15: I<sup>2</sup>C™ BUS START/STOP BITS TIMING**



**TABLE 27-33: I<sup>2</sup>C™ BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)**

| Param. No. | Symbol  | Characteristic             | Min          | Max  | Units | Conditions |   |
|------------|---------|----------------------------|--------------|------|-------|------------|---|
| 90         | TSU:STA | Start Condition Setup Time | 100 kHz mode | 4700 | —     | ns         | Only relevant for Repeated Start condition            |
|            |         |                            | 400 kHz mode | 600  | —     |            |   |
| 91         | THD:STA | Start Condition Hold Time  | 100 kHz mode | 4000 | —     | ns         | After this period, the first clock pulse is generated |
|            |         |                            | 400 kHz mode | 600  | —     |            |   |
| 92         | TSU:STO | Stop Condition Setup Time  | 100 kHz mode | 4700 | —     | ns         |   |
|            |         |                            | 400 kHz mode | 600  | —     |            |   |
| 93         | THD:STO | Stop Condition Hold Time   | 100 kHz mode | 4000 | —     | ns         |   |
|            |         |                            | 400 kHz mode | 600  | —     |            |   |

**FIGURE 27-16: I<sup>2</sup>C™ BUS DATA TIMING**



# PIC24FV16KM204 FAMILY

**TABLE 27-37: A/D MODULE SPECIFICATIONS**

| AC CHARACTERISTICS      |                  |  | Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204)<br>2.0V to 5.5V (PIC24FV16KM204)                           |      |                                |       |   |
|-------------------------|------------------|--|--|------|--------------------------------|-------|---|
|                         |                  |  | Operating temperature<br>-40°C ≤ T <sub>A</sub> ≤ +85°C for Industrial<br>-40°C ≤ T <sub>A</sub> ≤ +125°C for Extended |      |                                |       |   |
| Param No.               | Symbol           | Characteristic                                 | Min.   | Typ  | Max.                           | Units | Conditions                                  |
| <b>Device Supply</b>    |                  |  |  |      |                                |       |   |
| AD01                    | AVDD             | Module VDD Supply                              | Greater of:<br>VDD - 0.3 or 1.8  | —    | Lesser of:<br>VDD + 0.3 or 3.6 | V     | PIC24FXXKMXXX devices                       |
|                         |                  |  | Greater of:<br>VDD - 0.3 or 2.0  | —    | Lesser of:<br>VDD + 0.3 or 5.5 | V     | PIC24FVXXKMXXX devices                      |
| AD02                    | AVSS             | Module Vss Supply                              | VSS - 0.3  | —    | VSS + 0.3                      | V     |   |
| <b>Reference Inputs</b> |                  |  |  |      |                                |       |   |
| AD05                    | VREFH            | Reference Voltage High                         | AVSS + 1.7   | —    | AVDD                           | V     |   |
| AD06                    | VREFL            | Reference Voltage Low                          | AVSS   | —    | AVDD - 1.7                     | V     |   |
| AD07                    | VREF             | Absolute Reference Voltage                     | AVSS - 0.3   | —    | AVDD + 0.3                     | V     |   |
| AD08                    | IVREF            | Reference Voltage Input Current                | —  | 1.25 | —                              | mA    |   |
| AD09                    | ZVREF            | Reference Input Impedance                      | —  | 10k  | —                              | Ω     |   |
| <b>Analog Input</b>     |                  |  |  |      |                                |       |   |
| AD10                    | VINH-VINL        | Full-Scale Input Span                          | VREFL  | —    | VREFH                          | V     | (Note 2)                                    |
| AD11                    | VIN              | Absolute Input Voltage                         | AVSS - 0.3   | —    | AVDD + 0.3                     | V     |   |
| AD12                    | VINL             | Absolute VINL Input Voltage                    | AVSS - 0.3   | —    | AVDD/2                         | V     |   |
| AD17                    | RIN              | Recommended Impedance of Analog Voltage Source | —  | —    | 1k                             | Ω     | 12-bit                                      |
| <b>A/D Accuracy</b>     |                  |  |  |      |                                |       |   |
| AD20b                   | NR               | Resolution                                     | —  | 12   | —                              | bits  |   |
| AD21b                   | INL              | Integral Nonlinearity                          | —  | ±1   | ±9                             | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V |
| AD22b                   | DNL              | Differential Nonlinearity                      | —  | ±1   | ±5                             | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V |
| AD23b                   | GERR             | Gain Error                                     | —  | ±1   | ±9                             | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V |
| AD24b                   | E <sub>OFF</sub> | Offset Error                                   | —  | ±1   | ±5                             | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V |
| AD25b                   |                  | Monotonicity <sup>(1)</sup>                    | —  | —    | —                              | —     | Guaranteed                                  |


**Note 1:** The A/D conversion result never decreases with an increase in the input voltage.

**2:** Measurements are taken with external VREF+ and VREF- used as the A/D voltage reference.

# PIC24FV16KM204 FAMILY

## 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension Limits         | Units    | MILLIMETERS |      |      |
|--------------------------|----------|-------------|------|------|
|                          |          | MIN         | NOM  | MAX  |
| Number of Leads          | N        | 44          |      |      |
| Lead Pitch               | e        | 0.80 BSC    |      |      |
| Overall Height           | A        | –           | –    | 1.20 |
| Molded Package Thickness | A2       | 0.95        | 1.00 | 1.05 |
| Standoff                 | A1       | 0.05        | –    | 0.15 |
| Foot Length              | L        | 0.45        | 0.60 | 0.75 |
| Footprint                | L1       | 1.00 REF    |      |      |
| Foot Angle               | $\phi$   | 0°          | 3.5° | 7°   |
| Overall Width            | E        | 12.00 BSC   |      |      |
| Overall Length           | D        | 12.00 BSC   |      |      |
| Molded Package Width     | E1       | 10.00 BSC   |      |      |
| Molded Package Length    | D1       | 10.00 BSC   |      |      |
| Lead Thickness           | c        | 0.09        | –    | 0.20 |
| Lead Width               | b        | 0.30        | 0.37 | 0.45 |
| Mold Draft Angle Top     | $\alpha$ | 11°         | 12°  | 13°  |
| Mold Draft Angle Bottom  | $\beta$  | 11°         | 12°  | 13°  |

**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Chamfers at corners are optional; size may vary.
- Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

## APPENDIX A: REVISION HISTORY

### Revision A (February 2013)

Original data sheet for the PIC24FV16KM204 family of devices.

### Revision B (July 2013)

Updates all references to PGCx and PGDx pin functions throughout the document to PGECx and PGEDx.

Updates **Section 4.0 “Memory Organization”** to change bit 12 in the following registers to reserved (“r” designation):

- CCP1CON1L (Table 4-8)
- CCP2CON1L (Table 4-9)
- CCP3CON1L (Table 4-10)
- CCP4CON1L (Table 4-11)
- CCP5CON1L (Table 4-12)

Updates **Section 13.0 “Capture/Compare/PWM/Timer Modules (MCCP and SCCP)”**:

- Replaces bit 12 of CCPxCON1L (CCPSLP) and its description with a reserved bit
- Removes references to asynchronous operation in Sleep mode (and in other occurrences throughout the document)
- Modifies **Section 13.1 “Time Base Generator”** to add synchronous operation limitations; adds Table 13-1 to list valid clock options for all operating modes
- Removes the system clock as a time base input option
- Removes external input sources, comparators and CTMU as synchronization sources in Table 13-6; clarifies that other selected sources must be synchronous

Removes the input buffer from the band gap reference input in Figure 20-1.

Adds BUFCON0 register description (Register 20-2) to **Section 20.0 “8-Bit Digital-to-Analog Converter (DAC)”**.

Changes references to internal band gap voltages (V<sub>BG</sub>, V<sub>BG</sub>/2 and BGBUF0) in **Section 20.0 “8-Bit Digital-to-Analog Converter (DAC)”** and **Section 22.0 “Comparator Module”** to BGBUF1.

Adds minimum V<sub>DD</sub> conditions for V<sub>BG</sub> specification in Table 27-15 (Internal Voltage Regulator Specifications).

Other minor typographical corrections throughout the document.