

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (2.75K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f08km102-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2: DEVICE FEATURES FOR THE PIC24F16KM104 FAMILY

				1	
Features	PIC24F16KM104	PIC24F16KM102	PIC24F08KM102	PIC24F08KM101	
Operating Frequency		DC-3	2 MHz		
Program Memory (bytes)	16K	16K	8K	8K	
Program Memory (instructions)	5632	5632	2816	2816	
Data Memory (bytes)		10	24		
Data EEPROM Memory (bytes)		5	12		
Interrupt Sources (soft vectors/NMI traps)		25 (2	21/4)		
Voltage Range		1.8-	3.6V		
I/O Ports	PORTA<11:0> PORTB<15:0> PORTC<9:0>	PORTA PORTB		PORTA<6:0> PORTB<15:12,9:7, 4,2:0>	
Total I/O Pins	38	24	ŀ	18	
Timers	(One 16-bit timer, t		5 Ps with up to tv	vo 16/32 timers each)	
Capture/Compare/PWM modules MCCP SCCP			1		
Serial Communications MSSP UART			1		
Input Change Notification Interrupt	37	23	}	17	
12-Bit Analog-to-Digital Module (input channels)	22	19)	16	
Analog Comparators			1		
8-Bit Digital-to-Analog Converters		_	_		
Operational Amplifiers		-	_		
Charge Time Measurement Unit (CTMU)		Y	es		
Real-Time Clock and Calendar (RTCC)		-	_		
Configurable Logic Cell (CLC)			1		
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)				
Instruction Set	76 Base Inst	ructions, Multiple	e Addressing N	Iode Variations	
Packages	44-Pin QFN/TQFP, 48-Pin UQFN	28-F SPDIP/SSOP		20-Pin SOIC/SSOP/PDIP	

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency Primary Oscillator and a low-frequency Secondary Oscillator (refer to for **Section 9.0 "Oscillator Configuration**" details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals, in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):


- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

2.7 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

FIGURE 2-5: SU

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



4.2 **Data Address Space**

The PIC24F core has a separate, 16-bit-wide data memory space, addressable as a single linear range. The Data Space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The Data Space memory map is displayed in Figure 4-3.


All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This gives a Data Space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility (PSV) area (see Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility").

Depending on the particular device, PIC24FV16KM family devices implement either 512 or 1024 words of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

FIGURE 4-3:

4.2.1 DATA SPACE WIDTH

The data organized memory space is in byte-addressable, 16-bit-wide blocks. Data is aligned in data memory and registers as 16-bit words, but all the Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.



DATA SPACE MEMORY MAP FOR PIC24FXXXXX FAMILY DEVICES⁽³⁾

REGISTER				KI CONTRO	LREGISTE	ĸ			
R/SO-0, HC	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
WR	WREN	WRERR	PGMONLY	_	_	—	_		
bit 15	•			·			bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	ERASE	NVMOP5	NVMOP4	NVMOP3	NVMOP2	NVMOP1	NVMOP0		
bit 7							bit 0		
Legend:		HC = Hardware	Clearable bit	U = Unimple	mented bit, re	ead as '0'			
R = Readable	bit	W = Writable bit		S = Settable	Only bit				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown		
bit 15		ontrol bit (program a data EEPROM e		cle (can be set	. but not clea	red in softwar	e)		
		le is complete (cle					-,		
bit 14	WREN: Write	Enable bit (erase	or program)						
	1 = Enables an erase or program operation								
	0 = No operat	tion allowed (devic	ce clears this bit	on completion	of the write/e	erase operatio	on)		
bit 13		sh Error Flag bit							
		= A write operation is prematurely terminated (any MCLR or WDT Reset during programming							
	operation 0 = The write) operation comple	eted successfully	/					
bit 12		Program Only Enal	,	,					
511 12		eration is executed		a target addres	s(es) first				
		c erase-before-wr	-	,	-()				
	Write operation	ons are preceded	automatically by	an erase of th	e target addr	ess(es).			
bit 11-7	Unimplemen	ted: Read as '0'							
bit 6		e Operation Selec							
		an erase operation							
		a write operation							
bit 5-0	NVMOP<5:0>: Programming Operation Command Byte bits								
	Erase Operations (when ERASE bit is '1'): 011010 = Erase 8 words								
	011001 = Era								
	011000 = Era								
		ase entire data EE	-						
	• •	Operations (when	n ERASE bit is '	<u>0'):</u>					
	0001xx = Wr	ite 1 word							

REGISTER 6-1: NVMCON: NONVOLATILE MEMORY CONTROL REGISTER

REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:		HS = Hardware Settable bi	t	
R = Readabl	e bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	1 = Interru	Interrupt Nesting Disable bit Ipt nesting is disabled		
bit 14-5		ipt nesting is enabled nented: Read as '0'		
bit 4	MATHERI 1 = Overfl	R: Arithmetic Error Trap Status t ow trap has occurred ow trap has not occurred	bit	
bit 3	1 = Addre	R: Address Error Trap Status bit ss error trap has occurred ss error trap has not occurred		
bit 2	1 = Stack	Stack Error Trap Status bit error trap has occurred error trap has not occurred		
bit 1	1 = Oscilla	Oscillator Failure Trap Status t ator failure trap has occurred ator failure trap has not occurred		
bit 0	Unimplen	nented: Read as '0'		

REGISTER 8-33: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	—	ULPWUIP2	ULPWUIP1	ULPWUIP0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-3	Unimplemer	ted: Read as '0)'				
bit 2-0	ULPWUIP<2	:0>: Ultra Low-F	Power Wake-u	p Interrupt Prior	rity bits		

111 = Interrupt is Priority 7 (highest priority interrupt)

- •
- 001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 8-34: IPC24: INTERRUPT PRIORITY CONTROL REGISTER 24

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	CLC2IP2	CLC2IP1	CLC2IP0	—	CLC1IP2	CLC1IP1	CLC1IP0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-7	Unimplemented: Read as '0'
bit 6-4	CLC2IP<2:0>: CLC2 Interrupt Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	TUN5 ⁽¹⁾	TUN4 ⁽¹⁾	TUN3 ⁽¹⁾	TUN2 ⁽¹⁾	TUN1 ⁽¹⁾	TUN0 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at l	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	nown
bit 15-6	Unimplement	ted: Read as 'd)'				
bit 5-0	TUN<5:0>: FI	RC Oscillator T	uning bits ⁽¹⁾				
		ximum frequen	cy deviation				
	011110						
	•						
	•						
	000001						
	000000 = Ce	nter frequency,	oscillator is ru	nning at factory	calibrated free	quency	
	111111						
	•						
	•						
	100001						
		nimum frequen	cv deviation				

Note 1: Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

REGISTER 9-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

13.0 CAPTURE/COMPARE/PWM/ TIMER MODULES (MCCP AND SCCP)

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive refer-
	ence source. For more information on the
	MCCP/SCCP modules, refer to the
	"PIC24F Family Reference Manual".

PIC24FV16KM204 family devices include several Capture/Compare/PWM/Timer base modules, which provide the functionality of three different peripherals of earlier PIC24F devices. The module can operate in one of three major modes:

- General Purpose Timer
- Input Capture
- Output Compare/PWM

The module is provided in two different forms, distinguished by the number of PWM outputs that the module can generate. Single output modules (SCCPs) provide only one PWM output. Multiple output modules (MCCPs) can provide up to six outputs and an extended range of power control features, depending on the pin count of the particular device. All other features of the modules are identical.

The SCCP and MCCP modules can be operated only in one of the three major modes at any time. The other modes are not available unless the module is reconfigured for the new mode. A conceptual block diagram for the module is shown in Figure 13-1. All three modes share a time base generator and a common Timer register pair (CCPxTMRH/L); other shared hardware components are added as a particular mode requires.


Each module has a total of seven control and status registers:

- CCPxCON1L (Register 13-1)
- CCPxCON1H (Register 13-2)
- CCPxCON2L (Register 13-3)
- CCPxCON2H (Register 13-4)
- CCPxCON3L (Register 13-5)
- CCPxCON3H (Register 13-6)
- CCPxSTATL (Register 13-7)

Each module also includes eight buffer/counter registers that serve as Timer Value registers or data holding buffers:

- CCPxTMRH/CCPxTMRL (Timer High/Low Counters)
- CCPxPRH/CCPxPRL (Timer Period High/Low)
- CCPxRA (Primary Output Compare Data Buffer)
- CCPxRB (Secondary Output Compare Data Buffer)
- CCPxBUFH/CCPxBUFL (Input Capture High/Low Buffers)

FIGURE 13-1: MCCPx/SCCPx CONCEPTUAL BLOCK DIAGRAM



SYNC<4:0>	Synchronization Source				
00000	None; Timer with Rollover on CCPxPR Match or FFFFh				
00001	MCCP1 or SCCP1 Sync Output				
00010	MCCP2 or SCCP2 Sync Output				
00011	MCCP3 or SCCP3 Sync Output				
00100	MCCP4 or SCCP4 Sync Output				
00101	MCCP5 or SCCP5 Sync Output				
00110 to 01010	Unused				
01011	Timer1 Sync Output ⁽¹⁾				
01100 to 10000	Unused				
10001	CLC1 Output ⁽¹⁾				
10010	CLC2 Output ⁽¹⁾				
10011 to 11010	Unused				
11011	A/D ⁽¹⁾				
11110	Unused				
11111	None; Timer with Auto-Rollover (FFFFh \rightarrow 0000h)				

TABLE 13-6: SYNCHRONIZATION SOURCES

Note 1: These sources are only available when the source module is being used in a Synchronous mode.

REGISTER 14-5: SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C[™] MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_		_			_	—				
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽²⁾	RCEN ⁽²⁾	PEN ⁽²⁾	RSEN ⁽²⁾	SEN ⁽²⁾			
bit 7							bit (
Legend:										
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	lown			
		1 Bit io oot		o Bit io olot						
bit 15-8	Unimplemen	ted: Read as '	0'							
bit 7	GCEN: Gene	eral Call Enable	bit (Slave mod	e only)						
		interrupt when a call address is o	0	ddress (0000h)	is received in	the SSPxSR				
bit 6		cknowledge Sta		Transmit mode	≏ onlv)					
		edge was not re			c only)					
		edge was receiv								
bit 5	ACKDT: Acknowledge Data bit (Master Receive mode only) ⁽¹⁾									
	1 = No Ackno	owledge								
	0 = Acknowle	•								
bit 4		ACKEN: Acknowledge Sequence Enable bit (Master mode only) ⁽²⁾								
				SDAx and SC	CLx pins and	transmits ACI	KDT data bit			
		ically cleared by edge sequence								
bit 3		ive Enable bit (mode only)(2)						
bit 0		Receive mode f	-	, mode only)						
	0 = Receive i									
bit 2	PEN: Stop Co	ondition Enable	bit (Master mo	de only) ⁽²⁾						
		Stop condition c	n SDAx and SO	CLx pins; auton	natically cleare	ed by hardware				
	0 = Stop cond				(0)					
bit 1	-	ated Start Cond		-						
		Repeated Start d Start conditio		DAx and SCLx	pins; automati	ically cleared by	/ hardware			
bit 0	-	ondition Enable								
	Master Mode		DIC							
		<u></u> Start condition c	on SDAx and S	CLx pins: autor	natically cleare	ed by hardware				
	0 = Start con									
	Slave Mode:									
		etching is enabl etching is disab		ve transmit and	slave receive	(stretch is enab	oled)			
Note 1:	The value that wi	ill be transmitte	d when the use	r initiates an Ao	cknowledge se	equence at the e	end of a			
2:	receive. If the I ² C module		1.10							

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	_	_	—	—	—	—			
bit 15	•			·		·	bit			
DA										
R-0 ACKTIM	R/W-0 PCIE	R/W-0 SCIE	R/W-0 BOEN ⁽¹⁾	R/W-0 SDAHT	R/W-0 SBCDE	R/W-0 AHEN	R/W-0 DHEN			
bit 7	FUE	SUE	BOEIN',	SDATI	SECDE	ALEN	bit			
							bit			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15-8	-	ted: Read as '								
bit 7	ACKTIM: Acknowledge Time Status bit (I ² C™ mode only)									
	Unused in SPI mode.									
bit 6	PCIE: Stop Condition Interrupt Enable bit (I ² C mode only)									
	Unused in SP			•						
bit 5			ipt Enable bit (I	² C mode only)						
	Unused in SP		(1)							
bit 4		r Overwrite Ena	able bit ⁽¹⁾							
		In SPI Slave mode:								
	 1 = SSPxBUF updates every time that a new data byte is shifted in, ignoring the BF bit 0 = If a new byte is received with the BF bit of the SSPxSTAT register already set, the SSPOV bit o 									
				buffer is not up						
bit 3	SDAHT: SDA	x Hold Time Se	election bit (I ² C	mode only)						
	Unused in SP	l mode.								
bit 2	SBCDE: Slav	ve Mode Bus C	ollision Detect	Enable bit (I ² C	Slave mode or	ıly)				
	Unused in SP	l mode.								
bit 1	AHEN: Addre	ess Hold Enabl	e bit (l ² C Slave	mode only)						
	Unused in SP	l mode.								
bit 0	DHEN: Data	Hold Enable bi	t (Slave mode o	only)						
	Unused in SP	Pl mode.								
Note 1: F	or Daisy-Chaine	ed SPI Operatio	on: Allows the u	iser to ignore al	I but the last re	ceived byte S	SDUV is still			

REGISTER 14-6: SSPxCON3: MSSPx CONTROL REGISTER 3 (SPI MODE)

Note 1: For Daisy-Chained SPI Operation: Allows the user to ignore all but the last received byte. SSPOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾
UARTEN	—	USIDL	IREN ⁽¹⁾	RTSMD	_	UEN1	UEN0
bit 15							bit 8
R/C-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7	LI DAOR		UIXIIIV	BRGH	TDSELT	T DOLLO	bit 0
Legend:		C = Clearable			are Clearable bi		
R = Readabl		W = Writable	oit		mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	UARTEN: UA	ARTx Enable bit					
		s enabled; all U		e controlled by l	JARTx. as defir	ned by UEN<1:	0>
		s disabled; all L					
bit 14	Unimplemen	ted: Read as 'd)'				
bit 13	USIDL: UAR	Tx Stop in Idle N	/lode bit				
		nues module op			ers Idle mode		
		s module opera					
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽¹⁾						
		oder and decoo oder and decoo					
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin bi	t			
		in is in Simplex in is in Flow Co					
bit 10	Unimplemen	ted: Read as 'd)'				
bit 9-8	UEN<1:0>: U	IARTx Enable b	its ⁽²⁾				
	10 = UxTX, U 01 = UxTX, U	JxRX and UxBC JxRX, UxCTS a JxRX and UxRT nd UxRX pins are	nd UxRTS pin S pins are en	is are enabled a abled <u>and us</u> ec	an <u>d used</u> I; <u>UxCTS</u> pin is	controlled by p	ort latches
bit 7	WAKE: Wake	e-up on Start Bit	Detect During	g Sleep Mode E	Enable bit		
	cleared in	vill continue to n hardware on t	•		rupt is generate	ed on the fallin	ig edge, bit is
hit C		-up is enabled	Mada Salaat	hit			
bit 6		ARTx Loopback Loopback mode		DIL			
		k mode is disab					
bit 5	-	o-Baud Enable					
	cleared in	baud rate meas n hardware upo	n completion		er – requires re	ception of a Sy	nc field (55h);
		e measurement		•			
bit 4		RTx Receive Po	plarity Inversio	n dit			
	1 = UxRX IdI 0 = UxRX IdI						
Note 1: Th	nis feature is is	only available fo	or the 16x BR	G mode (BRGF	I = 0).		
		, donondo on th		-			

REGISTER 15-1: UXMODE: UARTX MODE REGISTER

2: The bit availability depends on the pin availability.

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15	-			-			bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7	-						bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read a		as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	Unimplement	ted: Read as '0	3				
bit 14-12	MINTEN<2:0	>: Binary Code	d Decimal Valu	ue of Minute's T	ens Digit bits		
	Contains a va	lue from 0 to 5					
bit 11-8	MINONE<3:0	>: Binary Code	ed Decimal Val	ue of Minute's (Ones Digit bits		
	Contains a va	lue from 0 to 9					
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits						
	Contains a va	lue from 0 to 5					
bit 3-0	SECONE<3:0	>: Binary Code	ed Decimal Val	lue of Second's	Ones Digit bit	5	
	Contains a va	lue from 0 to 9					

REGISTER 16-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

16.3 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value, loaded into the lower half of RCFGCAL, is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.
- 3. a) If the oscillator is faster than ideal (negative result from Step 2), the RCFGCAL register value must be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

b) If the oscillator is slower than ideal (positive result from Step 2), the RCFGCAL register value must be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

EQUATION 16-1:

(Ideal Frequency [†] – Measured Frequency) *	
60 = Clocks per Minute	
† Ideal Frequency = 32,768 Hz	

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse, except when SECONDS = 00, 15, 30 or 45. This is due to the auto-adjust of the RTCC at 15 second intervals.

Note: It is up to the user to include, in the error value, the initial error of the crystal: drift due to temperature and drift due to crystal aging.

16.4 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>)
- One-time alarm and repeat alarm options are available

16.4.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 16-2, the interval selection of the alarm is configured through the AMASKx bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPTx bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled, and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPTx bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPTx bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

16.4.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a Trigger clock to other peripherals.

Note: Changing any of the registers, other than the RCFGCAL and ALCFGRPT registers, and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0.

REGISTER 19-1: AD1CON1: A/DA/D CONTROL REGISTER 1 (CONTINUED)

- bit 3
 Unimplemented: Read as '0'

 bit 2
 ASAM: A/D Sample Auto-Start bit

 1 = Sampling begins immediately after the last conversion; SAMP bit is auto-set

 0 = Sampling begins when the SAMP bit is manually set

 bit 1
 SAMP: A/D Sample Enable bit

 1 = A/D Sample-and-Hold amplifiers are sampling
 0 = A/D Sample-and-Hold amplifiers are holding
- bit 0 DONE: A/D Conversion Status bit
 - 1 = A/D conversion cycle has completed
 - 0 = A/D conversion cycle has not started or is in progress
- **Note 1:** This version of the TMR1 Trigger allows A/D conversions to be triggered from TMR1 while the device is operating in Sleep mode. The SSRC<3:0> = 0101 option allows conversions to be triggered in Run or Idle modes only.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
_	CSS30	CSS29	CSS28	CSS27	CSS26	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20 ⁽²⁾	CSS19 ⁽²⁾	CSS18	CSS17	CSS16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 14-10CSS<30:26>: A/D Input Scan Selection bits1 = Includes the corresponding channel for input scan0 = Skips the channel for input scanbit 9-8Unimplemented: Read as '0'bit 7-0CSS<23:16>: A/D Input Scan Selection bits⁽²⁾1 = Includes the corresponding channel for input scan0 = Skips the channel for input scan
- **Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.
 - 2: The CSS<20:19> bits are not implemented in 20-pin devices.

REGISTER 19-9: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8 ^(2,3)
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS6 ^(2,3)	CSS5 ⁽²⁾	CSS4	CSS3	CSS2	CSS1	CSS0
						bit 0
	R/W-0	CSS14 CSS13 R/W-0 R/W-0	CSS14 CSS13 CSS12 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 R/W-0 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 CSS10 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 CSS10 CSS9 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<15:0>: A/D Input Scan Selection bits^(2,3)

1 = Includes the corresponding ANx input for scan

- 0 = Skips the channel for input scan
- **Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.
 - 2: The CSS<8:5> bits are not implemented in 20-pin devices.
 - 3: The CSS<8:6> bits are not implemented in 28-pin devices.

27.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FV16KM204 family AC characteristics and timing parameters.

TABLE 27-18: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions	: 1.8V to 3.6V
AC CHARACTERISTICS	Operating temperature	-40°C \leq TA \leq +85°C for Industrial
AC CHARACTERISTICS		-40°C \leq TA \leq +125°C for Extended
	Operating voltage VDD range as de	escribed in Section 27.1 "DC Characteristics".

FIGURE 27-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 27-19: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosc2	OSCO/CLKO Pin	_	—	15	pF	In XT and HS modes when External Clock is used to drive OSCI
DO56	Сю	All I/O Pins and OSCO	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	—	—	400	pF	In l ² C™ mode

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

AC CHARACTERISTICS			Operating temperatu		s: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Sym	Characteristic ⁽¹⁾	Min	Min Typ ⁽²⁾ Max Units			Conditions
OS50	Fplli	PLL Input Frequency Range	4	—	8	MHz	ECPLL, HSPLL modes, -40°C \leq TA \leq +85°C
OS51	Fsys	PLL Output Frequency Range	16	—	32	MHz	$-40^{\circ}C \le TA \le +85^{\circ}C$
OS52	TLOCK	PLL Start-up Time (Lock Time)	-	1	2	ms	
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	%	Measured over 100 ms period

TABLE 27-21: PLL CLOCK TIMING SPECIFICATIONS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-22: INTERNAL RC OSCILLATOR ACCURACY

AC CHARACTERISTICS			r d Opera ng temp	•	nditions	:: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
F20	FRC @ 8 MHz ⁽¹⁾	-2		+2	%	+25°C $3.0V \le VDD \le 3.6V, F det 3.2V \le VDD \le 5.5V, F V det 3.2V \le 0.5V, F V det $			
		-5	_	+5	%	$\label{eq:constraint} \begin{array}{c} -40^{\circ}C \leq T_A \leq +125^{\circ}C \\ 2.0V \leq VDD \leq 3.6V, \ F c \\ 2.0V \leq VDD \leq 5.5V, \ FV \end{array}$			
F21	LPRC @ 31 kHz ⁽²⁾	-15		+15	%	$\label{eq:constraint} \begin{array}{c} -40^{\circ}C \leq TA \leq +125^{\circ}C \\ 2.0V \leq VDD \leq 3.6V, \ F \ device \\ 2.0V \leq VDD \leq 5.5V, \ FV \ dev \end{array}$			

Note 1: The frequency is calibrated at +25°C and 3.3V. The OSCTUN bits can be used to compensate for temperature drift.


2: The change of LPRC frequency as VDD changes.


TABLE 27-23: INTERNAL RC OSCILLATOR SPECIFICATIONS

AC CHARACTERISTICS		$ \begin{array}{ l l l l l l l l l l l l l l l l l l l$						
Param No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions	
	TFRC	FRC Start-up Time	—	5	_	μS		
	TLPRC	LPRC Start-up Time	—	70	_	μS		

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS						
Dimensior	MIN	NOM	MAX				
Number of Pins	N	28					
Pitch	е		1.27 BSC				
Overall Height	A	-	-	2.65			
Molded Package Thickness	A2	2.05	-	-			
Standoff §	A1	0.10	-	0.30			
Overall Width	E		10.30 BSC				
Molded Package Width	E1	7.50 BSC					
Overall Length	D	17.90 BSC					
Chamfer (Optional)	h	0.25	-	0.75			
Foot Length	L	0.40	-	1.27			
Footprint	L1		1.40 REF				
Lead Angle	Θ	0°	-	-			
Foot Angle	φ	0°	-	8°			
Lead Thickness	С	0.18	-	0.33			
Lead Width	b	0.31	-	0.51			
Mold Draft Angle Top	α	5°	-	15°			
Mold Draft Angle Bottom	β	5°	-	15°			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62077-358-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.