



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | PIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                               |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT                                    |
| Number of I/O              | 24  |
| Program Memory Size        | 8KB (2.75K x 24)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 512 x 8   |
| RAM Size                   | 1K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 19x10b/12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 28-VQFN Exposed Pad   |
| Supplier Device Package    | 28-QFN (6x6)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic24f08km102t-i-ml |

TABLE 1-5: PIC24FV16KM204 FAMILY PINOUT DESCRIPTION (CONTINUED)

|          |                                  |                                  | F             |                        |                | FV                               |                                  |               |                        |                |     |        |                             |
|----------|----------------------------------|----------------------------------|---------------|------------------------|----------------|----------------------------------|----------------------------------|---------------|------------------------|----------------|-----|--------|-----------------------------|
|          |                                  | I                                | Pin Numb      | er                     |                |                                  | ı                                | in Numb       | er                     |                |     |        |                             |
| Function | 20-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>QFN | 44-Pin<br>QFN/<br>TQFP | 48-Pin<br>UQFN | 20-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>QFN | 44-Pin<br>QFN/<br>TQFP | 48-Pin<br>UQFN | I/O | Buffer | Description                 |
| OSCI     | 7                                | 9                                | 6             | 30                     | 33             | 7                                | 9                                | 6             | 30                     | 33             | Ι   | ANA    | Primary Oscillator Input    |
| OSCO     | 8                                | 10                               | 7             | 31                     | 34             | 8                                | 10                               | 7             | 31                     | 34             | 0   | ANA    | Primary Oscillator Output   |
| PGEC1    | 5                                | 5                                | 2             | 22                     | 24             | 5                                | 5                                | 2             | 22                     | 24             | I/O | ST     | ICSP Clock 1                |
| PGED1    | 4                                | 4                                | 1             | 21                     | 23             | 4                                | 4                                | 1             | 21                     | 23             | I/O | ST     | ICSP Data 1                 |
| PGEC2    | 2                                | 22                               | 19            | 9                      | 10             | 2                                | 22                               | 19            | 9                      | 10             | I/O | ST     | ICSP Clock 2                |
| PGED2    | 3                                | 21                               | 18            | 8                      | 9              | 3                                | 21                               | 18            | 8                      | 9              | I/O | ST     | ICSP Data 2                 |
| PGEC3    | 10                               | 15                               | 12            | 42                     | 46             | 10                               | 15                               | 12            | 42                     | 46             | I/O | ST     | ICSP Clock 3                |
| PGED3    | 9                                | 14                               | 11            | 41                     | 45             | 9                                | 14                               | 11            | 41                     | 45             | I/O | ST     | ICSP Data 3                 |
| PWRLCLK  | 10                               | 12                               | 9             | 34                     | 37             | 10                               | 12                               | 9             | 34                     | 37             | I   | ST     | RTCC Power Line Clock Input |
| RA0      | 2                                | 2                                | 27            | 19                     | 21             | 2                                | 2                                | 27            | 19                     | 21             | I/O | ST     | PORTA Pins                  |
| RA1      | 3                                | 3                                | 28            | 20                     | 22             | 3                                | 3                                | 28            | 20                     | 22             | I/O | ST     | PORTA Pins                  |
| RA2      | 7                                | 9                                | 6             | 30                     | 33             | 7                                | 9                                | 6             | 30                     | 33             | I/O | ST     | PORTA Pins                  |
| RA3      | 8                                | 10                               | 7             | 31                     | 34             | 8                                | 10                               | 7             | 31                     | 34             | I/O | ST     | PORTA Pins                  |
| RA4      | 10                               | 12                               | 9             | 34                     | 37             | 10                               | 12                               | 9             | 34                     | 37             | I/O | ST     | PORTA Pins                  |
| RA5      | 1                                | 1                                | 26            | 18                     | 19             | 1                                | 1                                | 26            | 18                     | 19             | I/O | ST     | PORTA Pins                  |
| RA6      | 14                               | 20                               | 17            | 7                      | 7              | _                                | _                                | _             | _                      | _              | I/O | ST     | PORTA Pins                  |
| RA7      | _                                | 19                               | 16            | 6                      | 6              | _                                | 19                               | 16            | 6                      | 6              | I/O | ST     | PORTA Pins                  |
| RA8      | _                                | _                                | _             | 32                     | 35             | _                                | _                                | _             | 32                     | 35             | I/O | ST     | PORTA Pins                  |
| RA9      | _                                | -                                | _             | 35                     | 38             | _                                | _                                | _             | 35                     | 38             | I/O | ST     | PORTA Pins                  |
| RA10     | _                                | 1                                | _             | 12                     | 13             | _                                | _                                | _             | 12                     | 13             | I/O | ST     | PORTA Pins                  |
| RA11     | _                                | 1                                | _             | 13                     | 14             | _                                | _                                | _             | 13                     | 14             | I/O | ST     | PORTA Pins                  |
| RB0      | 4                                | 4                                | 1             | 21                     | 23             | 4                                | 4                                | 1             | 21                     | 23             | I/O | ST     | PORTB Pins                  |
| RB1      | 5                                | 5                                | 2             | 22                     | 24             | 5                                | 5                                | 2             | 22                     | 24             | I/O | ST     | PORTB Pins                  |
| RB2      | 6                                | 6                                | 3             | 23                     | 25             | 6                                | 6                                | 3             | 23                     | 25             | I/O | ST     | PORTB Pins                  |
| RB3      | _                                | 7                                | 4             | 24                     | 26             | _                                | 7                                | 4             | 24                     | 26             | I/O | ST     | PORTB Pins                  |
| RB4      | 9                                | 11                               | 8             | 33                     | 36             | 9                                | 11                               | 8             | 33                     | 36             | I/O | ST     | PORTB Pins                  |
| RB5      | _                                | 14                               | 11            | 41                     | 45             | _                                | 14                               | 11            | 41                     | 45             | I/O | ST     | PORTB Pins                  |
| RB6      | _                                | 15                               | 12            | 42                     | 46             | _                                | 15                               | 12            | 42                     | 46             | I/O | ST     | PORTB Pins                  |
| RB7      | 11                               | 16                               | 13            | 43                     | 47             | 11                               | 16                               | 13            | 43                     | 47             | I/O | ST     | PORTB Pins                  |
| RB8      | 12                               | 17                               | 14            | 44                     | 48             | 12                               | 17                               | 14            | 44                     | 48             | I/O | ST     | PORTB Pins                  |

**Legend:** ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus input buffer

FIGURE 3-2: PROGRAMMER'S MODEL 15 0 W0 (WREG) **Divider Working Registers** W1 W2 Multiplier Registers W3 W4 W5 W6 W7 Working/Address Registers W8 W9 W10 W11 W12 W13 W14 Frame Pointer W15 Stack Pointer 0 Stack Pointer Limit **SPLIM** 0 Value Register PC 0 **Program Counter** 0 Table Memory Page **TBLPAG** Address Register Program Space Visibility **PSVPAG** Page Address Register 15 Repeat Loop Counter **RCOUNT** Register SRH SRL 15 ALU STATUS Register (SR) CPU Control Register (CORCON) Registers or bits are shadowed for  ${\tt PUSH.S}$  and  ${\tt POP.S}$  instructions.

#### 6.4.1 ERASE DATA EEPROM

The data EEPROM can be fully erased, or can be partially erased, at three different sizes: one word, four words or eight words. The bits, NVMOP<1:0> (NVMCON<1:0>), decide the number of words to be erased. To erase partially from the data EEPROM, the following sequence must be followed:

- Configure NVMCON to erase the required number of words: one, four or eight.
- Load TBLPAG and WREG with the EEPROM address to be erased.
- Clear the NVMIF status bit and enable the NVM interrupt (optional).
- Write the key sequence to NVMKEY.
- 5. Set the WR bit to begin the erase cycle.
- Either poll the WR bit or wait for the NVM interrupt (NVMIF is set).

A typical erase sequence is provided in Example 6-2. This example shows how to do a one-word erase. Similarly, a four-word erase and an eight-word erase can be done. This example uses C library procedures to manage the Table Pointer (builtin\_tblpage and builtin\_tbloffset) and the Erase Page Pointer (builtin\_tblwtl). The memory unlock sequence (builtin\_write\_NVM) also sets the WR bit to initiate the operation and returns control when complete.

#### **EXAMPLE 6-2:** SINGLE-WORD ERASE

```
int __attribute__ ((space(eedata))) eeData = 0x1234;
/*_____
The variable eeData must be a Global variable declared outside of any method
the code following this comment can be written inside the method that will execute the erase
   unsigned int offset;
   // Set up NVMCON to erase one word of data EEPROM
   NVMCON = 0 \times 4058;
   // Set up a pointer to the EEPROM location to be erased
   TBLPAG = __builtin_tblpage(&eeData); // Initialize EE Data page pointer
   offset = __builtin_tbloffset(&eeData);
                                               // Initizlize lower word of address
   __builtin_tblwtl(offset, 0);
                                               // Write EEPROM data to write latch
   asm volatile ("disi #5");
                                                // Disable Interrupts For 5 Instructions
   __builtin_write_NVM();
                                                // Issue Unlock Sequence & Start Write Cycle
   while(NVMCONbits.WR=1);
                                                // Optional: Poll WR bit to wait for
                                                 // write sequence to complete
```

### REGISTER 7-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)

bit 4 WDTO: Watchdog Timer Time-out Flag bit

1 = WDT time-out has occurred

0 = WDT time-out has not occurred

bit 3 SLEEP: Wake-up from Sleep Flag bit

1 = Device has been in Sleep mode

0 = Device has not been in Sleep mode

**IDLE:** Wake-up from Idle Flag bit 1 = Device has been in Idle mode

0 = Device has not been in Idle mode

bit 1 BOR: Brown-out Reset Flag bit

bit 2

1 = A Brown-out Reset has occurred (the BOR is also set after a POR)

0 = A Brown-out Reset has not occurred

bit 0 **POR:** Power-on Reset Flag bit

1 = A Power-on Reset has occurred

0 = A Power-on Reset has not occurred

**Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.

- 2: If the FWDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled regardless of the SWDTEN bit setting.
- 3: This is implemented on PIC24FV16KMXXX parts only; not used on PIC24F16KMXXX devices.

TABLE 7-1: RESET FLAG BIT OPERATION

| Flag Bit          | Setting Event                                     | Clearing Event          |
|-------------------|---|-------------------------|
| TRAPR (RCON<15>)  | Trap Conflict Event                               | POR                     |
| IOPUWR (RCON<14>) | Illegal Opcode or Uninitialized W Register Access | POR                     |
| CM (RCON<9>)      | Configuration Mismatch Reset                      | POR                     |
| EXTR (RCON<7>)    | MCLR Reset  | POR                     |
| SWR (RCON<6>)     | RESET Instruction                                 | POR                     |
| WDTO (RCON<4>)    | WDT Time-out                                      | PWRSAV Instruction, POR |
| SLEEP (RCON<3>)   | PWRSAV #SLEEP Instruction                         | POR                     |
| IDLE (RCON<2>)    | PWRSAV #IDLE Instruction                          | POR                     |
| BOR (RCON<1>)     | POR, BOR  | _                       |
| POR (RCON<0>)     | POR   | _                       |

**Note:** All Reset flag bits may be set or cleared by the user software.

### REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

| R/W-0, HS | U-0 | R/W-0, HS | R/W-0, HS | R/W-0, HS | U-0 | U-0 | R/W-0, HS |
|-----------|-----|-----------|-----------|-----------|-----|-----|-----------|
| NVMIF     | _   | AD1IF     | U1TXIF    | U1RXIF    | _   | _   | CCT2IF    |
| bit 15    |     |           |           |           |     |     | bit 8     |

| R/W-0, HS | R/W-0, HS | R/W-0, HS | U-0 | R/W-0, HS | R/W-0, HS | R/W-0, HS | R/W-0, HS |
|-----------|-----------|-----------|-----|-----------|-----------|-----------|-----------|
| CCT1IF    | CCP4IF    | CCP3IF    | _   | T1IF      | CCP2IF    | CCP1IF    | INT0IF    |
| bit 7     |           |           |     |           |           |           | bit 0     |

| Legend:           | HS = Hardware Settable bit |                            |                    |
|-------------------|----------------------------|----------------------------|--------------------|
| R = Readable bit  | W = Writable bit           | U = Unimplemented bit, rea | d as '0'           |
| -n = Value at POR | '1' = Bit is set           | '0' = Bit is cleared       | x = Bit is unknown |

| bit 15   | NVMIF: NVM Interrupt Flag Status bit  |
|----------|---|
|          | 1 = Interrupt request has occurred  |
|          | 0 = Interrupt request has not occurred  |
| bit 14   | Unimplemented: Read as '0'  |
| bit 13   | AD1IF: A/D Conversion Complete Interrupt Flag Status bit  |
|          | 1 = Interrupt request has occurred  |
|          | 0 = Interrupt request has not occurred  |
| bit 12   | U1TXIF: UART1 Transmitter Interrupt Flag Status bit   |
|          | 1 = Interrupt request has occurred  |
|          | 0 = Interrupt request has not occurred  |
| bit 11   | U1RXIF: UART1 Receiver Interrupt Flag Status bit  |
|          | 1 = Interrupt request has occurred  |
|          | 0 = Interrupt request has not occurred  |
| bit 10-9 | Unimplemented: Read as '0'  |
| bit 8    | CCT2IF: Capture/Compare 2 Timer Interrupt Flag Status bit   |
|          | 1 = Interrupt request has occurred  |
| h:4 7    | 0 = Interrupt request has not occurred  |
| bit 7    | CCT1IF: Capture/Compare 1 Timer Interrupt Flag Status bit   |
|          | 1 = Interrupt request has occurred<br>0 = Interrupt request has not occurred                        |
| bit 6    | CCP4IF: Capture/Compare 4 Event Interrupt Flag Status bit   |
| DIL O    |   |
|          | <ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul> |
| bit 5    | CCP3IF: Capture/Compare 3 Event Interrupt Flag Status bit   |
|          | 1 = Interrupt request has occurred  |
|          | 0 = Interrupt request has not occurred  |
| bit 4    | Unimplemented: Read as '0'  |
| bit 3    | T1IF: Timer1 Interrupt Flag Status bit  |
|          | 1 = Interrupt request has occurred  |
|          | 0 = Interrupt request has not occurred  |
| bit 2    | <b>CCP2IF:</b> Capture/Compare 2 Event Interrupt Flag Status bit                                    |
|          | 1 = Interrupt request has occurred  |
|          | 0 = Interrupt request has not occurred  |
| bit 1    | <b>CCP1IF:</b> Capture/Compare 1 Event Interrupt Flag Status bit                                    |
|          | 1 = Interrupt request has occurred  |
| 1.11.0   | 0 = Interrupt request has not occurred  |
| bit 0    | INTOIF: External Interrupt 0 Flag Status bit  |
|          | 1 = Interrupt request has occurred  |
|          | 0 = Interrupt request has not occurred  |

### **REGISTER 8-32: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19**

| U-0    | R/W-1   | R/W-0   | R/W-0   | U-0 | R/W-1   | R/W-0   | R/W-0   |
|--------|---------|---------|---------|-----|---------|---------|---------|
| _      | DAC2IP2 | DAC2IP1 | DAC2IP0 | _   | DAC1IP2 | DAC1IP1 | DAC1IP0 |
| bit 15 |         |         |         |     |         |         | bit 8   |

| U-0   | R/W-1   | R/W-0   | R/W-0   | U-0 | U-0 | U-0 | U-0   |
|-------|---------|---------|---------|-----|-----|-----|-------|
| _     | CTMUIP2 | CTMUIP1 | CTMUIP0 | _   | _   | _   | _     |
| bit 7 |         |         |         |     |     |     | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 DAC2IP<2:0>: Digital-to-Analog Converter 2 Event Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

\_

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 11 **Unimplemented:** Read as '0'

bit 10-8 DAC1IP<2:0>: Digital-to-Analog Converter 1 Event Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

\_

\_

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 7 **Unimplemented:** Read as '0'

bit 6-4 CTMUIP<2:0>: CTMU Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3-0 **Unimplemented:** Read as '0'

### 11.2.2 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation, and a read operation of the same port. Typically, this instruction would be a NOP.

### 11.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows the PIC24FXXXXX family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 37 external signals (CN0 through CN36) that may be selected (enabled) for generating an interrupt request on a Change-of-State.

There are six control registers associated with the CN module. The CNEN1 and CNEN3 registers contain the interrupt enable control bits for each of the CNx input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CNx pin also has a weak pull-up/pull-down connected to it. The pull-ups act as a current source that is connected to the pin. The pull-downs act as a current sink to eliminate the need for external resistors when push button or keypad devices are connected.

On any pin, only the pull-up resistor or the pull-down resistor should be enabled, but not both of them. If the push button or the keypad is connected to VDD, enable the pull-down, or if they are connected to Vss, enable the pull-up resistors. The pull-ups are enabled separately using the CNPU1 and CNPU3 registers, which contain the control bits for each of the CNx pins.

Setting any of the control bits enables the weak pull-ups for the corresponding pins. The pull-downs are enabled separately using the CNPD1 and CNPD3 registers, which contain the control bits for each of the CNx pins. Setting any of the control bits enables the weak pull-downs for the corresponding pins.

When the internal pull-up is selected, the pin uses VDD as the pull-up source voltage. When the internal pull-down is selected, the pins are pulled down to VSS by an internal resistor. Make sure that there is no external pull-up source/pull-down sink when the internal pull-ups/pull-downs are enabled.

Note:

Pull-ups and pull-downs on Change Notification (CN) pins should always be disabled whenever the port pin is configured as a digital output.

#### EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

```
MOV/
      0xFF00. W0;
                            //Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
MOV
      WO, TRISB;
NOP;
                            //Delay 1 cycle
     PORTB, #13;
BTSS
                            //Next Instruction
Equivalent 'C' Code
TRISB = 0xFF00;
                            //Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
NOP();
                           //Delay 1 cycle
if(PORTBbits.RB13 == 1)
                            // execute following code if PORTB pin 13 is set.
```

#### REGISTER 13-1: CCPxCON1L: CCPx CONTROL 1 LOW REGISTERS

| R/W-0  | U-0 | R/W-0   | r-0 | R/W-0   | R/W-0                  | R/W-0                  | R/W-0                  |
|--------|-----|---------|-----|---------|------------------------|------------------------|------------------------|
| CCPON  | _   | CCPSIDL | r   | TMRSYNC | CLKSEL2 <sup>(1)</sup> | CLKSEL1 <sup>(1)</sup> | CLKSEL0 <sup>(1)</sup> |
| bit 15 |     |         |     |         |                        |                        | bit 8                  |

| R/W-0  | R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|--------|-------|-------|-------|-------|-------|-------|
| TMRPS1 | TMRPS0 | T32   | CCSEL | MOD3  | MOD2  | MOD1  | MOD0  |
| bit 7  |        |       |       |       |       |       | bit 0 |

| Legend:           | r = Reserved bit |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15 CCPON: CCPx Module Enable bit

1 = Module is enabled with an operating mode specified by the MOD<3:0> control bits

0 = Module is disabled

bit 14 **Unimplemented:** Read as '0'

bit 13 CCPSIDL: CCPx Stop in Idle Mode Bit

1 = Discontinues module operation when device enters Idle mode

0 = Continues module operation in Idle mode

bit 12 Reserved: Maintain as '0'

bit 11 TMRSYNC: Time Base Clock Synchronization bit

1 = Asynchronous module time base clock is selected and synchronized to the internal system clocks (CLKSEL<2:0> ≠ 000)

0 = Synchronous module time base clock is selected and does not require synchronization (CLKSEL<2:0> = 000)

bit 10-8 CLKSEL<2:0>: CCPx Time Base Clock Select bits<sup>(1)</sup>

111 = External TCLKIA input

110 = External TCLKIB input

101 = CLC1

100 = Reserved

011 = LPRC (31 kHz source)

010 = Secondary Oscillator

001 = Reserved

000 = System clock (TcY)

bit 7-6 TMRPS<1:0>: Time Base Prescale Select bits

11 = 1:64 Prescaler

10 = 1:16 Prescaler

01 = 1:4 Prescaler

00 = 1:1 Prescaler

bit 5 T32: 32-Bit Time Base Select bit

1 = Uses 32-bit time base for timer, single edge output compare or input capture function

0 = Uses 16-bit time base for timer, single edge output compare or input capture function

bit 4 CCSEL: Capture/Compare Mode Select bit

1 = Input Capture peripheral

0 = Output Compare/PWM/Timer peripheral (exact function is selected by the MOD<3:0> bits)

Note 1: Clock options are limited in some operating modes. See Table 13-1 for restrictions.

### REGISTER 13-5: CCPxCON3L: CCPx CONTROL 3 LOW REGISTERS (1)

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| _      | _   | _   | _   | _   | _   | _   | _     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|-------|-------|-------|
| _     | _   | DT5   | DT4   | DT3   | DT2   | DT1   | DT0   |
| bit 7 |     |       |       |       |       |       | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **DT<5:0>:** CCPx Dead-Time Select bits

111111 = Insert 63 dead-time delay periods between complementary output signals 111110 = Insert 62 dead-time delay periods between complementary output signals

. . .

000010 = Insert 2 dead-time delay periods between complementary output signals

000001 = Insert 1 dead-time delay period between complementary output signals

000000 = Dead-time logic is disabled

**Note 1:** This register is implemented in MCCPx modules only.

### 15.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UARTx:
  - a) Write the appropriate values for data, parity and Stop bits.
  - Write the appropriate baud rate value to the UxBRG register.
  - Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write the data byte to the lower byte of the UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then, the user may set UTXEN. This will cause the serial bit stream to begin immediately, because the baud clock will start from a cleared state.
- A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

### 15.3 Transmitting in 9-Bit Data Mode

- Set up the UARTx (as described in Section 15.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UARTx.
- Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write UxTXREG as a 16-bit value only.
- A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

# 15.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an Auto-Baud Sync byte.

- 1. Configure the UARTx for the desired mode.
- Set UTXEN and UTXBRK this sets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG loads the Sync character into the transmit FIFO.
- After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

# 15.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UARTx (as described in **Section 15.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UARTx.
- 3. A receive interrupt will be generated when one or more data characters have been received, as per interrupt control bit, URXISELx.
- Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

# 15.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-To-Send (UxCTS) and Request-To-Send (UxRTS) are the two hardware controlled pins that are associated with the UARTx module. These two pins allow the UARTx to operate in Simplex and Flow Control modes. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

### 15.7 Infrared Support

The UARTx module provides two types of infrared UARTx support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder.

As the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

# 15.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the UxBCLK pin (same as the  $\overline{\text{UxRTS}}$  pin) can be configured to generate the 16x baud clock. When UEN<1:0> = 11, the UxBCLK pin will output the 16x baud clock if the UARTx module is enabled; it can be used to support the IrDA codec chip.

# 15.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UARTx has full implementation of the IrDA encoder and decoder as part of the UARTx module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

To perform an A/D conversion:

- 1. Configure the A/D module:
  - a) Configure the port pins as analog inputs and/or select band gap reference inputs (ANSx registers).
  - Select the voltage reference source to match the expected range on the analog inputs (AD1CON2<15:13>).
  - Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
  - d) Select the appropriate sample/conversion sequence (AD1CON1<7:4> and AD1CON3<12:8>).
  - e) Configure the MODE12 bit to select A/D resolution (AD1CON1<10>).
  - Select how conversion results are presented in the buffer (AD1CON1<9:8>).
  - g) Select the interrupt rate (AD1CON2<6:2>).
  - h) Turn on the A/D module (AD1CON1<15>).
- 2. Configure the A/D interrupt (if required):
  - a) Clear the AD1IF bit.
  - b) Select the A/D interrupt priority.

To perform an A/D sample and conversion using Threshold Detect scanning:

- 1. Configure the A/D module:
  - a) Configure the port pins as analog inputs (ANSx registers).
  - Select the voltage reference source to match the expected range on the analog inputs (AD1CON2<15:13>).
  - Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
  - d) Select the appropriate sample/conversion sequence (AD1CON1<7:4> and AD1CON3<12:8>).
  - e) Configure the MODE12 bit to select A/D resolution (AD1CON1<10>).
  - Select how the conversion results are presented in the buffer (AD1CON1<9:8>).
  - g) Select the interrupt rate (AD1CON2<6:2>).

- 2. Configure the threshold compare channels:
  - a) Enable auto-scan; set the ASEN bit (AD1CON5<15>).
  - Select the Compare mode, "Greater Than, Less Than or Windowed"; set the CMx bits (AD1CON5<1:0>).
  - Select the threshold compare channels to be scanned (AD1CSSH, AD1CSSL).
  - d) If the CTMU is required as a current source for a threshold compare channel, enable the corresponding CTMU channel (AD1CTMENH, AD1CTMENL).
  - e) Write the threshold values into the corresponding ADC1BUFx registers.
  - f) Turn on the A/D module (AD1CON1<15>).

Note: If performing an A/D sample and conversion, using Threshold Detect in Sleep Mode, the RC A/D clock source must be selected before entering into Sleep mode.

- 3. Configure the A/D interrupt (OPTIONAL):
  - a) Clear the AD1IF bit.
  - b) Select the A/D interrupt priority.

### REGISTER 19-8: AD1CSSH: A/D INPUT SCAN SELECT REGISTER (HIGH WORD)(1)

| U-0    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0   |
|--------|-------|-------|-------|-------|-------|-----|-------|
| _      | CSS30 | CSS29 | CSS28 | CSS27 | CSS26 | _   | _     |
| bit 15 |       |       |       |       |       |     | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0                | R/W-0                | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|----------------------|----------------------|-------|-------|-------|
| CSS23 | CSS22 | CSS21 | CSS20 <sup>(2)</sup> | CSS19 <sup>(2)</sup> | CSS18 | CSS17 | CSS16 |
| bit 7 |       |       |                      |                      |       |       | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-10 CSS<30:26>: A/D Input Scan Selection bits

1 = Includes the corresponding channel for input scan

0 = Skips the channel for input scan

bit 9-8 **Unimplemented:** Read as '0'

bit 7-0 CSS<23:16>: A/D Input Scan Selection bits<sup>(2)</sup>

1 = Includes the corresponding channel for input scan

0 = Skips the channel for input scan

**Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.

2: The CSS<20:19> bits are not implemented in 20-pin devices.

### REGISTER 19-9: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW WORD)<sup>(1)</sup>

| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0                 |
|--------|-------|-------|-------|-------|-------|-------|-----------------------|
| CSS15  | CSS14 | CSS13 | CSS12 | CSS11 | CSS10 | CSS9  | CSS8 <sup>(2,3)</sup> |
| bit 15 |       |       |       |       |       |       | bit 8                 |

| R/W-0                 | R/W-0                 | R/W-0               | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------------|-----------------------|---------------------|-------|-------|-------|-------|-------|
| CSS7 <sup>(2,3)</sup> | CSS6 <sup>(2,3)</sup> | CSS5 <sup>(2)</sup> | CSS4  | CSS3  | CSS2  | CSS1  | CSS0  |
| bit 7                 |                       |                     |       |       |       |       | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 CSS<15:0>: A/D Input Scan Selection bits<sup>(2,3)</sup>

1 = Includes the corresponding ANx input for scan

0 = Skips the channel for input scan

**Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.

2: The CSS<8:5> bits are not implemented in 20-pin devices.

3: The CSS<8:6> bits are not implemented in 28-pin devices.

#### REGISTER 20-2: BUFCON0: INTERNAL VOLTAGE REFERENCE CONTROL REGISTER 0

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| _      | _   | _   | _   | _   | _   | _   | _     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0   | R/W-1   |
|-------|-----|-----|-----|-----|-----|---------|---------|
| _     | _   | _   | _   | _   | _   | BUFREF1 | BUFREF0 |
| bit 7 |     |     |     |     |     |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-2 **Unimplemented:** Read as '0'

bit 1-0 BUFREF<1:0>: Internal Voltage Reference Select bits

11 = Reference output is set at 4 \* BGBUF1<sup>(1)</sup>

10 = Reference output is set at 2 \* BGBUF1(2)

01 = Reference output is set at BGBUF1

00 = Reserved, do not use

**Note 1:** Available only on PIC24FV16KMXXX devices. The reference may not be within specifications for VDD below specified levels; see Table 27-15 for minimum VDD limits.

2: The reference may not be within specifications for VDD below specified levels; see Table 27-15 for minimum VDD limits.

### REGISTER 24-1: CTMUCON1L: CTMU CONTROL 1 LOW REGISTER (CONTINUED)

bit 1-0 IRNG<1:0>: Current Source Range Select bits

11 = 100 × Base Current

10 = 10 × Base Current

01 = Base Current Level (0.55 μA nominal)

00 = 1000 × Base Current

# 25.4 Program Verification and Code Protection

For all devices in the PIC24FXXXXX family, code protection for the Boot Segment is controlled by the Configuration bit, BSS0, and the General Segment by the Configuration bit, GCP. These bits inhibit external reads and writes to the program memory space This has no direct effect in normal execution mode.

Write protection is controlled by bit, BWRP, for the Boot Segment and bit, GWRP, for the General Segment in the Configuration Word. When these bits are programmed to '0', internal write and erase operations to program memory are blocked.

### 25.5 In-Circuit Serial Programming

PIC24FXXXXX family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

### 25.6 In-Circuit Debugger

When MPLAB® ICD 3, MPLAB REAL ICE™ or PICkit™ 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx and PGEDx pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to  $\overline{\text{MCLR}}$ , VDD, Vss, PGECx, PGEDx and the pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

### TABLE 27-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204)

2.0V to 5.5V (PIC24FV16KM204)

Operating temperature  $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$  for Industrial

 $-40^{\circ}C \le TA \le +125^{\circ}C$  for Extended

| Param<br>No. | Symbol | Characteristic  |                                  | Min  | Тур | Max  | Units | Conditions |
|--------------|--------|-----------------|----------------------------------|------|-----|------|-------|------------|
| DC18         | VHLVD  | HLVD Voltage on | HLVDL<3:0> = 0000 <sup>(2)</sup> | _    | _   | 1.90 | V     |            |
|              |        | VDD Transition  | HLVDL<3:0> = 0001                | 1.88 |     | 2.13 | V     |            |
|              |        |                 | HLVDL<3:0> = 0010                | 2.09 | _   | 2.35 | V     |            |
|              |        |                 | HLVDL<3:0> = 0011                | 2.25 |     | 2.53 | V     |            |
|              |        |                 | HLVDL<3:0> = 0100                | 2.35 |     | 2.62 | V     |            |
|              |        |                 | HLVDL<3:0> = 0101                | 2.55 | _   | 2.84 | V     |            |
|              |        |                 | HLVDL<3:0> = 0110                | 2.80 |     | 3.10 | V     |            |
|              |        |                 | HLVDL<3:0> = 0111                | 2.95 |     | 3.25 | V     |            |
|              |        |                 | HLVDL<3:0> = 1000                | 3.09 | _   | 3.41 | V     |            |
|              |        |                 | HLVDL<3:0> = 1001                | 3.27 | _   | 3.59 | V     |            |
|              |        |                 | HLVDL<3:0> = 1010 <sup>(1)</sup> | 3.46 |     | 3.79 | V     |            |
|              |        |                 | HLVDL<3:0> = 1011 <sup>(1)</sup> | 3.62 | _   | 4.01 | V     |            |
|              |        |                 | HLVDL<3:0> = 1100 <sup>(1)</sup> | 3.91 |     | 4.26 | V     |            |
|              |        |                 | HLVDL<3:0> = 1101 <sup>(1)</sup> | 4.18 |     | 4.55 | V     |            |
|              |        |                 | HLVDL<3:0> = 1110 <sup>(1)</sup> | 4.49 | _   | 4.87 | V     |            |

Note 1: These trip points should not be used on PIC24FXXKMXXX devices.

2: This trip point should not be used on PIC24FVXXKMXXX devices.

### TABLE 27-5: BOR TRIP POINTS

Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204)

2.0V to 5.5V (PIC24FV16KM204)

Operating temperature  $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$  for Industrial

 $-40^{\circ}C \le TA \le +125^{\circ}C$  for Extended

| Param<br>No. | Sym | Characteristic     |                |      | Тур  | Max  | Units | Conditions               |
|--------------|-----|--------------------|----------------|------|------|------|-------|--------------------------|
| DC15         |     | BOR Hysteresis     |                | _    | 5    | _    | mV    |                          |
| DC19         |     | BOR Voltage on VDD | BORV<1:0> = 00 | -    | _    | _    | _     | Valid for LPBOR (Note 1) |
|              |     | Transition         | BORV<1:0> = 01 | 2.90 | 3    | 3.38 | V     |                          |
|              |     |                    | BORV<1:0> = 10 | 2.53 | 2.7  | 3.07 | V     |                          |
|              |     |                    | BORV<1:0> = 11 | 1.75 | 1.85 | 2.05 | V     | (Note 2)                 |
|              |     |                    | BORV<1:0> = 11 | 1.95 | 2.05 | 2.16 | V     | (Note 3)                 |

Note 1: LPBOR re-arms the POR circuit but does not cause a BOR.

2: This is valid for PIC24F (3.3V) devices.

3: This is valid for PIC24FV (5V) devices.

FIGURE 27-14: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

TABLE 27-32: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)


| Param<br>No. | Symbol                | Characteristic                          |                      | Min           | Max | Units | Conditions |
|--------------|-----------------------|---|----------------------|---------------|-----|-------|------------|
| 70           | TssL2scH,<br>TssL2scL | SSx ↓ to SCKx ↓ or SCKx ↑ Input         |                      | 3 Tcy         |     | ns    |            |
| 70A          | TssL2WB               | SSx to Write to SSPxBUF                 |                      | 3 Tcy         | _   | ns    |            |
| 71           | TscH                  | SCKx Input High Time                    | Continuous           | 1.25 Tcy + 30 | _   | ns    |            |
| 71A          |                       | (Slave mode)                            | Single Byte          | 40            | _   | ns    | (Note 1)   |
| 72           | TscL                  | SCKx Input Low Time                     | Continuous           | 1.25 Tcy + 30 | _   | ns    |            |
| 72A          |                       | (Slave mode)                            | Single Byte          | 40            | _   | ns    | (Note 1)   |
| 73A          | Тв2в                  | Last Clock Edge of Byte 1 to the First  | Clock Edge of Byte 2 | 1.5 Tcy + 40  | _   | ns    | (Note 2)   |
| 74           | TscH2DIL,<br>TscL2DIL | Hold Time of SDIx Data Input to SCI     | Kx Edge              | 40            | _   | ns    |            |
| 75           | TDOR                  | SDOx Data Output Rise Time              |                      | _             | 25  | ns    |            |
| 76           | TDOF                  | SDOx Data Output Fall Time              |                      | _             | 25  | ns    |            |
| 77           | TssH2DoZ              | SSx ↑ to SDOx Output High-Impeda        | ince                 | 10            | 50  | ns    |            |
| 80           | TscH2DoV,<br>TscL2DoV | SDOx Data Output Valid After SCKx Edge  |                      | _             | 50  | ns    |            |
| 82           | TssL2DoV              | SDOx Data Output Valid After SSx ↓ Edge |                      | _             | 50  | ns    |            |
| 83           | TscH2ssH,<br>TscL2ssH | SSx ↑ After SCKx Edge                   |                      | 1.5 Tcy + 40  | _   | ns    |            |
|              | FSCK                  | SCKx Frequency                          |                      |               | 10  | MHz   |            |

Note 1: Requires the use of Parameter 73A.

2: Only if Parameters 71A and 72A are used.

### 20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**te:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | Units            |      |          | 3    |
|--------------------------|------------------|------|----------|------|
| Dimens                   | Dimension Limits |      |          | MAX  |
| Number of Pins           | N                |      | 20       |      |
| Pitch                    | е                |      | 0.65 BSC |      |
| Overall Height           | Α                | _    | _        | 2.00 |
| Molded Package Thickness | A2               | 1.65 | 1.75     | 1.85 |
| Standoff                 | A1               | 0.05 | _        | _    |
| Overall Width            | Е                | 7.40 | 7.80     | 8.20 |
| Molded Package Width     | E1               | 5.00 | 5.30     | 5.60 |
| Overall Length           | D                | 6.90 | 7.20     | 7.50 |
| Foot Length              | L                | 0.55 | 0.75     | 0.95 |
| Footprint                | L1               |      | 1.25 REF |      |
| Lead Thickness           | С                | 0.09 | _        | 0.25 |
| Foot Angle               | ф                | 0°   | 4°       | 8°   |
| Lead Width               | b                | 0.22 | _        | 0.38 |

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

| М  |     | Clock Control                                |       |
|--|-----|--|-------|
| Master Synchronous Serial Port (MSSP)        | 159 | Comparator                                   |       |
| Microchip Internet Web Site                  |     | CPU Core                                     |       |
| MPLAB Assembler, Linker, Librarian           |     | CTMU   |       |
| MPLAB ICD 3 In-Circuit Debugger              |     | DAC1   |       |
| MPLAB PM3 Device Programmer                  |     | DAC2   |       |
| MPLAB REAL ICE In-Circuit Emulator System    |     | ICN  |       |
| MPLAB X Integrated Development               |     | Interrupt Controller                         | 47    |
| Environment Software                         | 261 | MCCP1  | 49    |
| MPLAB X SIM Software Simulator               |     | MCCP2  | 50    |
| MPLIB Object Librarian                       |     | MCCP3  |       |
| MPLINK Object Linker                         |     | MSSP1 (I <sup>2</sup> C/SPI)                 |       |
| Will Ell VI Object Elliner                   |     | MSSP2 (I <sup>2</sup> C/SPI)                 | 54    |
| N  |     | NVM  | 62    |
| Near Data Space                              | 44  | Op Amp 1                                     | 56    |
|  |     | Op Amp 2                                     | 56    |
| 0  |     | Pad Configuration                            | 58    |
| On-Chip Voltage Regulator                    | 257 | PMD  | 62    |
| Oscillator Configuration                     |     | PORTA  | 57    |
| Clock Switching                              | 127 | PORTB  | 57    |
| Sequence                                     |     | PORTC  | 57    |
| Configuration Bit Values for Clock Selection |     | Real-Time Clock and Calendar                 | 60    |
| Control Registers                            |     | SCCP4  | 52    |
| CPU Clocking Scheme                          |     | SCCP5  | 53    |
| Initial Configuration on POR                 |     | Timer1                                       | 48    |
| Reference Clock Output                       |     | UART1  | 55    |
| rederence clock output                       | 120 | UART2  | 55    |
| P  |     | Ultra Low-Power Wake-up                      | 62    |
| Packaging                                    |     | Registers                                    |       |
| Details                                      | 300 | AD1CHITH (A/D Scan Compare Hit,              |       |
| Marking                                      |     | High Word)                                   | . 219 |
| PICkit 3 In-Circuit Debugger/Programmer      |     | AD1CHITL (A/D Scan Compare Hit,              |       |
| Power-Saving                                 |     | Low Word)                                    | 220   |
| Power-Saving Features                        |     | AD1CHS (A/D Sample Select)                   |       |
| Clock Frequency, Clock Switching             |     | AD1CON1 (A/D Control 1)                      |       |
| Coincident Interrupts                        |     | AD1CON2 (A/D Control 2)                      |       |
| Instruction-Based Modes                      |     | AD1CON3 (A/D Control 3)                      |       |
| Idle   |     | AD1CON5 (A/D Control 5)                      |       |
| Sleep  |     | AD1CSSH (A/D Input Scan Select, High Word)   |       |
| Retention Regulator (RETREG)                 |     | AD1CSSL (A/D Input Scan Select, Low Word)    |       |
| Selective Peripheral Control                 |     | AD1CTMENH (CTMU Enable, High Word)           |       |
| Ultra Low-Power Wake-up (ULPWU)              |     | AD1CTMENT (CTMU Enable, Low Word)            |       |
| • • • •                                      |     | ALCFGRPT (Alarm Configuration)               |       |
| Voltage Regulator-Based                      |     | ALMINSEC (Alarm Minutes and                  | . 100 |
| Retention Sleep ModeRun Mode                 |     | Seconds Value)                               | 100   |
|  |     | ALMTHDY (Alarm Month and Day Value)          |       |
| Sleep Mode Product Identification System     |     | ALWDHR (Alarm Weekday and Hours Value)       |       |
|  | 334 | AMPxCON (Op Amp x Control)                   |       |
| Program and Data Memory                      | 0.5 | ANSA (PORTA Analog Selection)                |       |
| Access Using Table Instructions              |     | ,  |       |
| Program Space Visibility                     | 66  | ANSB (PORTB Analog Selection)                |       |
| Program and Data Memory Spaces               |     | ANSC (PORTC Analog Selection)                | . 139 |
| Interfacing, Addressing                      | 63  | BUFCON0 (Internal Voltage Reference          | 000   |
| Program Memory                               |     | Control 0)                                   |       |
| Address Space                                |     | CCPxCON1H (CCPx Control 1 High)              |       |
| Configuration Word Addresses                 | 42  | CCPxCON1L (CCPx Control 1 Low)               |       |
| Program Space                                |     | CCPxCON2H (CCPx Control 2 High)              |       |
| Memory Map                                   |     | CCPxCON2L (CCPx Control 2 Low)               |       |
| Program Verification                         | 259 | CCPxCON3H (CCPx Control 3 High)              |       |
| R  |     | CCPxCON3L (CCPx Control 3 Low)               |       |
|  |     | CCPxSTATL (CCPx Status)                      |       |
| Real-Time Clock and Calendar (RTCC)          | 181 | CLCxCONH (CLCx Control High)                 |       |
| Register Maps                                |     | CLCxCONL (CLCx Control Low)                  |       |
| A/D  |     | CLCxGLSH (CLCx Gate Logic Input Select High) |       |
| ANSEL  |     | CLCxGLSL (CLCx Gate Logic Input Select Low)  |       |
| Band Gap Buffer Control                      |     | CLCxSEL (CLCx Input MUX Select)              |       |
| CLC1-2                                       | 48  | CLKDIV (Clock Divider)                       | . 125 |

### Worldwide Sales and Service

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631

Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160

Fax: 81-6-6152-9310 **Japan - Tokyo** Tel: 81-3-6880- 3770

Fax: 81-3-6880-3771 **Korea - Daegu** Tel: 82-53-744-4301

Fax: 82-53-744-4302 **Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Tel: 886-7-213-7828 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340 **Spain - Madrid** Tel: 34-91-708-08-90

Fax: 34-91-708-08-91 **UK - Wokingham** 

Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12