



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	8KB (2.75K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 22x10b/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f08km204-i-pt

PIC24FV16KM204 FAMILY


TABLE 4-35: PROGRAM SPACE ADDRESS CONSTRUCTION

Access Type	Access Space	Program Space Address				
		<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access (Code Execution)	User	0	PC<22:1>			0
		0xx xxxx xxxx xxxx xxxx xxx0				
TBLRD/TBLWT (Byte/Word Read/Write)	User	TBLPAG<7:0>		Data EA<15:0>		
		0xxx xxxxx xxxxx xxxxx xxxxx xxxxx				
	Configuration	TBLPAG<7:0>		Data EA<15:0>		
		1xxx xxxxx xxxxx xxxxx xxxxx xxxxx				
Program Space Visibility (Block Remap/Read)	User	0	PSVPAG<7:0> ⁽²⁾		Data EA<14:0> ⁽¹⁾	
		0	xxxx xxxxx xxx xxxxx xxxxx xxxxx			

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

2: PSVPAG can have only two values ('00' to access program memory and FF to access data EEPROM) on the PIC24F16KM family.

FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



PIC24FV16KM204 FAMILY

EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE – ASSEMBLY LANGUAGE CODE

```
DISI    #5                                ; Block all interrupts
                                           ; for next 5 instructions

MOV     #0x55, W0
MOV     W0, NVMKEY                        ; Write the 55 key
MOV     #0xAA, W1                        ;
MOV     W1, NVMKEY                        ; Write the AA key
BSET    NVMCON, #WR                      ; Start the erase sequence
NOP                                           ; 2 NOPs required after setting WR
NOP                                           ;
BTSC    NVMCON, #15                      ; Wait for the sequence to be completed
BRA     $-2                               ;
```

EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE – ‘C’ LANGUAGE CODE

```
// C example using MPLAB C30

asm("DISI #5");                          // Block all interrupts for next 5 instructions

__builtin_write_NVM();                   // Perform unlock sequence and set WR
```

6.0 DATA EEPROM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on data EEPROM, refer to the “PIC24F Family Reference Manual”, “Data EEPROM” (DS39720).

The data EEPROM memory is a Nonvolatile Memory (NVM), separate from the program and volatile data RAM. Data EEPROM memory is based on the same Flash technology as program memory, and is optimized for both long retention and a higher number of erase/write cycles.

The data EEPROM is mapped to the top of the user program memory space, with the top address at program memory address, 7FFE00h to 7FFFFFh. The size of the data EEPROM is 256 words in PIC24FXXXXX devices.

The data EEPROM is organized as 16-bit-wide memory. Each word is directly addressable, and is readable and writable during normal operation over the entire VDD range.

Unlike the Flash program memory, normal program execution is not stopped during a data EEPROM program or erase operation.

The data EEPROM programming operations are controlled using the three NVM Control registers:

- NVMCON: Nonvolatile Memory Control Register
- NVMKEY: Nonvolatile Memory Key Register
- NVMADR: Nonvolatile Memory Address Register

6.1 NVMCON Register

The NVMCON register (Register 6-1) is also the primary control register for data EEPROM program/erase operations. The upper byte contains the control bits used to start the program or erase cycle and the flag bit to indicate if the operation was successfully performed. The lower byte of NVMCON configures the type of NVM operation that will be performed.

6.2 NVMKEY Register

The NVMKEY is a write-only register that is used to prevent accidental writes or erasures of data EEPROM locations.

To start any programming or erase sequence, the following instructions must be executed first, in the exact order provided:

1. Write 55h to NVMKEY.
2. Write AAh to NVMKEY.

After this sequence, a write will be allowed to the NVMCON register for one instruction cycle. In most cases, the user will simply need to set the WR bit in the NVMCON register to start the program or erase cycle. Interrupts should be disabled during the unlock sequence.

The MPLAB® C30 C compiler provides a defined library procedure (`builtin_write_NVM`) to perform the unlock sequence. Example 6-1 illustrates how the unlock sequence can be performed with in-line assembly.

EXAMPLE 6-1: DATA EEPROM UNLOCK SEQUENCE

```
//Disable Interrupts For 5 instructions
asm volatile ("disi #5");
//Issue Unlock Sequence
asm volatile ("mov #0x55, W0      \n"
              "mov W0, NVMKEY     \n"
              "mov #0xAA, W1      \n"
              "mov W1, NVMKEY     \n");
// Perform Write/Erase operations
asm volatile ("bset NVMCON, #WR   \n"
              "nop                 \n"
              "nop                 \n");
```

PIC24FV16KM204 FAMILY

REGISTER 7-1: RCON: RESET CONTROL REGISTER⁽¹⁾

R/W-0, HS	R/W-0, HS	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	SBOREN	RETEN ⁽³⁾	—	—	CM	PMSLP
bit 15						bit 8	

R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7						bit 0	

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 15 **TRAPR:** Trap Reset Flag bit
 1 = A Trap Conflict Reset has occurred
 0 = A Trap Conflict Reset has not occurred
- bit 14 **IOPUWR:** Illegal Opcode or Uninitialized W Access Reset Flag bit
 1 = An illegal opcode detection, an illegal address mode or Uninitialized W register used as an Address Pointer caused a Reset
 0 = An illegal opcode or Uninitialized W Reset has not occurred
- bit 13 **SBOREN:** Software Enable/Disable of BOR bit
 1 = BOR is turned on in software
 0 = BOR is turned off in software
- bit 12 **RETEN:** Retention Sleep Mode⁽³⁾
 1 = Regulated voltage supply provided by the Retention Regulator (RETREG) during Sleep
 0 = Regulated voltage supply provided by the main Voltage Regulator (VREG) during Sleep
- bit 11-10 **Unimplemented:** Read as '0'
- bit 9 **CM:** Configuration Word Mismatch Reset Flag bit
 1 = A Configuration Word Mismatch Reset has occurred
 0 = A Configuration Word Mismatch Reset has not occurred
- bit 8 **PMSLP:** Program Memory Power During Sleep bit
 1 = Program memory bias voltage remains powered during Sleep
 0 = Program memory bias voltage is powered down during Sleep and the voltage regulator enters Standby mode
- bit 7 **EXTR:** External Reset ($\overline{\text{MCLR}}$) Pin bit
 1 = A Master Clear (pin) Reset has occurred
 0 = A Master Clear (pin) Reset has not occurred
- bit 6 **SWR:** Software RESET (Instruction) Flag bit
 1 = A RESET instruction has been executed
 0 = A RESET instruction has not been executed
- bit 5 **SWDTEN:** Software Enable/Disable of WDT bit⁽²⁾
 1 = WDT is enabled
 0 = WDT is disabled

- Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
- 2:** If the FWDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled regardless of the SWDTEN bit setting.
- 3:** This is implemented on PIC24FV16KMXXX parts only; not used on PIC24F16KMXXX devices.

PIC24FV16KM204 FAMILY

REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
—	—	—	—	—	—	—	ULPWUIF
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1 **Unimplemented:** Read as '0'

bit 0 **ULPWUIF:** Ultra Low-Power Wake-up Interrupt Flag Status bit
 1 = Interrupt request has occurred
 0 = Interrupt request has not occurred

REGISTER 8-11: IFS6: INTERRUPT FLAG STATUS REGISTER 6

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS
—	—	—	—	—	—	CLC2IF	CLC1IF
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 **Unimplemented:** Read as '0'

bit 1 **CLC2IF:** Configurable Logic Cell 2 Interrupt Flag Status bit
 1 = Interrupt request has occurred
 0 = Interrupt request has not occurred

bit 0 **CLC1IF:** Configurable Logic Cell 1 Interrupt Flag Status bit
 1 = Interrupt request has occurred
 0 = Interrupt request has not occurred

PIC24FV16KM204 FAMILY

REGISTER 8-31: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	HLVDIP2	HLVDIP1	HLVDIP0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-3

Unimplemented: Read as '0'

bit 2-0

HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

-
-
-

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

PIC24FV16KM204 FAMILY

REGISTER 8-35: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

R-0	U-0	R/W-0	U-0	R-0	R-0	R-0	R-0
CPUIRQ	—	VHOLD	—	ILR3	ILR2	ILR1	ILR0
bit 15							bit 8

U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
—	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15 **CPUIRQ:** Interrupt Request from Interrupt Controller CPU bit
1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU (this will happen when the CPU priority is higher than the interrupt priority)
0 = No interrupt request is left unacknowledged
- bit 14 **Unimplemented:** Read as '0'
- bit 13 **VHOLD:** Vector Hold bit
Allows Vector Number Capture and Changes which Interrupt is Stored in the VECNUM<6:0> bits:
1 = VECNUM<6:0> will contain the value of the highest priority pending interrupt, instead of the current interrupt
0 = VECNUM<6:0> will contain the value of the last Acknowledged interrupt (last interrupt that has occurred with higher priority than the CPU, even if other interrupts are pending)
- bit 12 **Unimplemented:** Read as '0'
- bit 11-8 **ILR<3:0>:** New CPU Interrupt Priority Level bits
1111 = CPU Interrupt Priority Level is 15
•
•
•
0001 = CPU Interrupt Priority Level is 1
0000 = CPU Interrupt Priority Level is 0
- bit 7 **Unimplemented:** Read as '0'
- bit 6-0 **VECNUM<6:0>:** Vector Number of Pending Interrupt bits
0111111 = Interrupt vector pending is Number 135
•
•
•
0000001 = Interrupt vector pending is Number 9
0000000 = Interrupt vector pending is Number 8

PIC24FV16KM204 FAMILY

The following code sequence for a clock switch is recommended:

1. Disable interrupts during the OSCCON register unlock and write sequence.
2. Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8>, in two back-to-back instructions.
3. Write the new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
4. Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0>, in two back-to-back instructions.
5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
6. Continue to execute code that is not clock-sensitive (optional).
7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
8. Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1 and Example 9-2.

EXAMPLE 9-1: ASSEMBLY CODE SEQUENCE FOR CLOCK SWITCHING

```
;Place the new oscillator selection in W0
;OSCCONH (high byte) Unlock Sequence
MOV      #OSCCONH, w1
MOV      #0x78, w2
MOV      #0x9A, w3
MOV.b    w2, [w1]
MOV.b    w3, [w1]
;Set new oscillator selection
MOV.b    WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV      #OSCCONL, w1
MOV      #0x46, w2
MOV      #0x57, w3
MOV.b    w2, [w1]
MOV.b    w3, [w1]
;Start oscillator switch operation
BSET     OSCCON,#0
```

EXAMPLE 9-2: BASIC 'C' CODE SEQUENCE FOR CLOCK SWITCHING

```
//Use compiler built-in function to write
new clock setting
__builtin_write_OSCCONH(0x01); //0x01
switches to FRCPLL

//Use compiler built-in function to set the
OSWEN bit.
__builtin_write_OSCCONL(OSCCONL | 0x01);

//Optional: Wait for clock switch sequence
to complete
while(OSCCONbits.OSWEN == 1);
```

9.5 Reference Clock Output

In addition to the CLKO output ($F_{osc}/2$) available in certain oscillator modes, the device clock in the PIC24FXXXXXX family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 9-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIV<3:0> bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT); otherwise, if the ROSEL bit is not also set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

PIC24FV16KM204 FAMILY

REGISTER 13-4: CCPxCON2H: CCPx CONTROL 2 HIGH REGISTERS

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OENSYNC	—	OCFEN ⁽¹⁾	OCEEN ⁽¹⁾	OCDEN ⁽¹⁾	OCCEN ⁽¹⁾	OCBEN ⁽¹⁾	OCAEN
bit 15							bit 8

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ICGSM1	ICGSM0	—	AUXOUT1	AUXOUT0	ICS2	ICS1	ICS0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **OENSYNC:** Output Enable Synchronization bit

1 = Update by output enable bits occurs on the next Time Base Reset or rollover

0 = Update by output enable bits occurs immediately

bit 14 **Unimplemented:** Read as '0'

bit 13-8 **OC<F:A>EN:** Output Enable/Steering Control bits⁽¹⁾

1 = OCx pin is controlled by the CCPx module and produces an output compare or PWM signal

0 = OCx pin is not controlled by the CCPx module; the pin is available to the port logic or another peripheral multiplexed on the pin

bit 7-6 **ICGSM<1:0>:** Input Capture Gating Source Mode Control bits

11 = Reserved

10 = One-Shot mode: Falling edge from gating source disables future capture events (ICDIS = 1)

01 = One-Shot mode: Rising edge from gating source enables future capture events (ICDIS = 0)

00 = Level-Sensitive mode: A high level from gating source will enable future capture events; a low level will disable future capture events

bit 5 **Unimplemented:** Read as '0'

bit 4-3 **AUXOUT<1:0>:** Auxiliary Output Signal on Event Selection bits

11 = Input capture or output compare event; no signal in Timer mode

10 = Signal output is defined by module operating mode (see Table 13-5)

01 = Time base rollover event (all modes)

00 = Disabled

bit 2-0 **ICS<2:0>:** Input Capture Source Select bits

111 = Unused

110 = CLC2 output

101 = CLC1 output

100 = Unused

011 = Comparator 3 output

010 = Comparator 2 output

001 = Comparator 1 output

000 = Input Capture x (ICx) I/O pin

Note 1: OCFEN through OCBEN (bits<13:9>) are implemented in MCCPx modules only.

PIC24FV16KM204 FAMILY

REGISTER 14-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE ⁽¹⁾	D/ \overline{A}	P	S	R/ \overline{W}	UA	BF
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

bit 7 **SMP:** Sample bit

SPI Master mode:

1 = Input data is sampled at the end of data output time

0 = Input data is sampled at the middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode.

bit 6 **CKE:** SPI Clock Select bit⁽¹⁾

1 = Transmit occurs on transition from active to Idle clock state

0 = Transmit occurs on transition from Idle to active clock state

bit 5 **D/ \overline{A} :** Data/Address bit

Used in I²C™ mode only.

bit 4 **P:** Stop bit

Used in I²C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN bit is cleared.

bit 3 **S:** Start bit

Used in I²C mode only.

bit 2 **R/ \overline{W} :** Read/Write Information bit

Used in I²C mode only.

bit 1 **UA:** Update Address bit

Used in I²C mode only.

bit 0 **BF:** Buffer Full Status bit

1 = Receive is complete, SSPxBUF is full

0 = Receive is not complete, SSPxBUF is empty

Note 1: Polarity of clock state is set by the CKP bit (SSPxCON1<4>).

16.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Real-Time Clock and Calendar, refer to the “PIC24F Family Reference Manual”, “Real-Time Clock and Calendar (RTCC)” (DS39696).

The RTCC provides the user with a Real-Time Clock and Calendar (RTCC) function that can be calibrated.

Key features of the RTCC module are:


- Operates in Sleep and Retention Sleep modes
- Selectable clock source
- Provides hours, minutes and seconds using 24-hour format
- Visibility of one half second period
- Provides calendar – weekday, date, month and year
- Alarm-configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year
- Alarm repeat with decrementing counter
- Alarm with indefinite repeat chime
- Year 2000 to 2099 leap year correction

- BCD format for smaller software overhead
- Optimized for long term battery operation
- User calibration of the 32.768 kHz clock crystal/32K INTRC frequency with periodic auto-adjust
- Optimized for long term battery operation
- Fractional second synchronization
- Calibration to within ± 2.64 seconds error per month
- Calibrates up to 260 ppm of crystal error
- Ability to periodically wake-up external devices without CPU intervention (external power control)
- Power control output for external circuit control
- Calibration takes effect every 15 seconds
- Runs from any one of the following:
 - External Real-Time Clock of 32.768 kHz
 - Internal 31.25 kHz LPRC Clock
 - 50 Hz or 60 Hz External Input

16.1 RTCC Source Clock

The user can select between the SOSC crystal oscillator, LPRC internal oscillator or an external 50 Hz/60 Hz power line input as the clock reference for the RTCC module. This gives the user an option to trade off system cost, accuracy and power consumption, based on the overall system needs.

FIGURE 16-1: RTCC BLOCK DIAGRAM



PIC24FV16KM204 FAMILY

REGISTER 19-8: AD1CSSH: A/D INPUT SCAN SELECT REGISTER (HIGH WORD)⁽¹⁾

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
—	CSS30	CSS29	CSS28	CSS27	CSS26	—	—
bit 15						bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20 ⁽²⁾	CSS19 ⁽²⁾	CSS18	CSS17	CSS16
bit 7						bit 0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

- bit 15 **Unimplemented:** Read as '0'
- bit 14-10 **CSS<30:26>:** A/D Input Scan Selection bits
 1 = Includes the corresponding channel for input scan
 0 = Skips the channel for input scan
- bit 9-8 **Unimplemented:** Read as '0'
- bit 7-0 **CSS<23:16>:** A/D Input Scan Selection bits⁽²⁾
 1 = Includes the corresponding channel for input scan
 0 = Skips the channel for input scan

- Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.
- 2:** The CSS<20:19> bits are not implemented in 20-pin devices.

REGISTER 19-9: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8 ^(2,3)
bit 15						bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7 ^(2,3)	CSS6 ^(2,3)	CSS5 ⁽²⁾	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7						bit 0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

- bit 15-0 **CSS<15:0>:** A/D Input Scan Selection bits^(2,3)
 1 = Includes the corresponding ANx input for scan
 0 = Skips the channel for input scan

- Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.
- 2:** The CSS<8:5> bits are not implemented in 20-pin devices.
- 3:** The CSS<8:6> bits are not implemented in 28-pin devices.

19.2 A/D Sampling Requirements

The analog input model of the 12-bit A/D Converter is shown in Figure 19-2. The total sampling time for the A/D is a function of the holding capacitor charge time.

For the A/D Converter to meet its specified accuracy, the Charge Holding Capacitor (CHOLD) must be allowed to fully charge to the voltage level on the analog input pin. The Source Impedance (Rs), the Interconnect Impedance (Ric) and the Internal Sampling Switch Impedance (RSS) combine to directly affect the time required to charge CHOLD. The combined impedance of the analog sources must, therefore, be small enough to fully charge the holding capacitor within the chosen sample time. To minimize the effects of pin leakage currents on the accuracy of the A/D Converter, the maximum recommended source impedance, Rs, is 2.5 kΩ. After the analog input channel is selected (changed), this sampling function

must be completed prior to starting the conversion. The internal holding capacitor will be in a discharged state prior to each sample operation.

At least 1 TAD time period should be allowed between conversions for the sample time. For more details, see **Section 27.0 “Electrical Characteristics”**.


EQUATION 19-1: A/D CONVERSION CLOCK PERIOD

$$T_{AD} = T_{CY} (ADCS + 1)$$

$$ADCS = \frac{T_{AD}}{T_{CY}} - 1$$

Note: Based on $T_{CY} = 2/F_{OSC}$; Doze mode and PLL are disabled.

FIGURE 19-2: 12-BIT A/D CONVERTER ANALOG INPUT MODEL



PIC24FV16KM204 FAMILY

TABLE 27-21: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Sym	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
OS50	FPLLI	PLL Input Frequency Range	4	—	8	MHz	ECPLL, HSPLL modes, -40°C ≤ TA ≤ +85°C
OS51	FSYS	PLL Output Frequency Range	16	—	32	MHz	-40°C ≤ TA ≤ +85°C
OS52	TLOCK	PLL Start-up Time (Lock Time)	—	1	2	ms	
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	%	Measured over 100 ms period

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in “Typ” column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-22: INTERNAL RC OSCILLATOR ACCURACY

AC CHARACTERISTICS			Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Characteristic	Min	Typ	Max	Units	Conditions	
F20	FRC @ 8 MHz ⁽¹⁾	-2	—	+2	%	+25°C	3.0V ≤ VDD ≤ 3.6V, F device 3.2V ≤ VDD ≤ 5.5V, FV device
		-5	—	+5	%	-40°C ≤ TA ≤ +125°C	1.8V ≤ VDD ≤ 3.6V, F device 2.0V ≤ VDD ≤ 5.5V, FV device
F21	LPRC @ 31 kHz ⁽²⁾	-15	—	+15	%	-40°C ≤ TA ≤ +125°C	1.8V ≤ VDD ≤ 3.6V, F device 2.0V ≤ VDD ≤ 5.5V, FV device

Note 1: The frequency is calibrated at +25°C and 3.3V. The OSCTUN bits can be used to compensate for temperature drift.

2: The change of LPRC frequency as VDD changes.

TABLE 27-23: INTERNAL RC OSCILLATOR SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Sym	Characteristic	Min	Typ	Max	Units	Conditions
	TFRC	FRC Start-up Time	—	5	—	μs	
	TLPRC	LPRC Start-up Time	—	70	—	μs	

PIC24FV16KM204 FAMILY

FIGURE 27-9: BROWN-OUT RESET CHARACTERISTICS




TABLE 27-25: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions
SY10	TmCL	MCLR Pulse Width (low)	2	—	—	μs	
SY11	TPWRT	Power-up Timer Period	50	64	90	ms	
SY12	TPOR	Power-on Reset Delay	1	5	10	μs	
SY13	TIOZ	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	—	100	ns	
SY20	TWDT	Watchdog Timer Time-out Period	0.85	1.0	1.15	ms	1.32 prescaler
			3.4	4.0	4.6	ms	1:128 prescaler
SY25	TBOR	Brown-out Reset Pulse Width	1	—	—	μs	
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	2.0	2.3	μs	
SY45	TRST	Internal State Reset Time	—	5	—	μs	
SY50	TVREG	On-Chip Voltage Regulator Output Delay	—	10	—	μs	(Note 2)
SY55	TLOCK	PLL Start-up Time	—	100	—	μs	
SY65	TOST	Oscillator Start-up Time	—	1024	—	TOSC	
SY71	TPM	Program Memory Wake-up Time	—	1	—	μs	Sleep wake-up with PMSLP = 0
SY72	TLVR	Low-Voltage Regulator Wake-up Time	—	250	—	μs	

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This applies to PIC24FV16KMXXX devices only.


PIC24FV16KM204 FAMILY

28.2 Package Details

The following sections give the technical details of the packages.

20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		INCHES		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	20		
Pitch	e	.100 BSC		
Top to Seating Plane	A	–	–	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	–	–
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.980	1.030	1.060
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	c	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	–	–	.430

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- § Significant Characteristic.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

PIC24FV16KM204 FAMILY

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

PIC24FV16KM204 FAMILY

48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 6x6 mm Body [UQFN]
With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.40 BSC		
Optional Center Pad Width	W2			4.45
Optional Center Pad Length	T2			4.45
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.20
Contact Pad Length (X28)	Y1			0.80
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2153A

PIC24FV16KM204 FAMILY

INDEX

A

A/D

Buffer Data Formats	225
Control Registers	212
AD1CHITH/L	212
AD1CHS	212
AD1CON1	212
AD1CON2	212
AD1CON3	212
AD1CON5	212
AD1CSSH/L	212
AD1CTMENH/L	212
Sampling Requirements	223
Transfer Function	224

AC Characteristics

8-Bit DAC Specifications	296
A/D Conversion Requirements	295
A/D Module Specifications	294
Capacitive Loading Requirements on	
Output Pins	279
CLKO and I/O Requirements	282
External Clock Requirements	280
Internal RC Accuracy	281
Internal RC Oscillator Specifications	281
Load Conditions and Requirements	279
PLL Clock Specification	281
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer, Brown-out Reset	
Requirements	284
Temperature and Voltage Specifications	279

Assembler

MPASM Assembler	262
-----------------------	-----

B

Block Diagrams

12-Bit A/D Converter	210
12-Bit A/D Converter Analog Input Model	223
16-Bit Timer1	141
32-Bit Timer Mode	146
Accessing Program Memory with	
Table Instructions	65
CALL Stack Frame	63
CLCx Input Source Selection	197
CLCx Logic Function Combinatorial Options	196
CLCx Module	195
Comparator Voltage Reference	239
Comparator x Module	235
Conceptual MCCPx/SCCPx Modules	143
CPU Programmer's Model	37
CTMU Connections, Internal Configuration for	
Capacitance Measurement	242
CTMU Connections, Internal Configuration for	
Pulse Delay Generation	243
CTMU Connections, Internal Configuration for	
Time Measurement	242
Data Access from Program Space Address Generation	
64	
Data EEPROM Addressing with TBLPAG and	
NVM Registers	75
Dual 16-Bit Timer Mode	145
High/Low-Voltage Detect (HLVD)	207
Individual Comparator Configurations	236
Input Capture x Module	148

MCLR Pin Connections Example	30
MSSPx (I ² C Master Mode)	161
MSSPx (I ² C Mode)	161
MSSPx (SPI Mode)	160
On-Chip Voltage Regulator Connections	257
Output Compare x Module	147
PIC24F CPU Core	36
PIC24FXXXXX Family (General)	19
PSV Operation	66
Recommended Minimum Connections	29
Reset System	79
RTCC Module	181
Series Resistor	132
Shared I/O Port Structure	137
Simplified Single DACx Module	229
Simplified UARTx	173
Single Operational Amplifier	233
SPI Master/Slave Connection	160
Suggested Oscillator Circuit Placement	33
System Clock	121
Table Register Addressing	67
Timer Clock Generator	144
Watchdog Timer (WDT)	258

Brown-out Reset

Trip Points	269
-------------------	-----

C

C Compilers

MPLAB XC Compilers	262
--------------------------	-----

Capture/Compare/PWM/Timer

Auxiliary Output	149
General Purpose Timer	145
Input Capture Mode	148
Output Compare Mode	147
Synchronization Sources	153
Time Base Generator	144

Capture/Compare/PWM/Timer (MCCP, SCCP)

Charge Time Measurement Unit. See CTMU.

CLC

Control Registers	198
-------------------------	-----

Code Examples

Assembly Code Sequence for Clock Switching	128
C Code Power-Saving Entry	131
C Code Sequence for Clock Switching	128
Data EEPROM Bulk Erase	77
Data EEPROM Unlock Sequence	73
Erasing a Program Memory Row,	
Assembly Language	70
Erasing a Program Memory Row, C Language	70
I/O Port Write/Read	140
Initiating a Programming Sequence,	
Assembly Language	72
Initiating a Programming Sequence, C Language	72
Loading the Write Buffers, Assembly Language	71
Loading the Write Buffers, C Language	71
Reading Data EEPROM Using	
TBLRD Command	78
Setting the RTCWREN Bit in 'C'	182
Setting the RTCWREN Bit in Assembly	182
Single-Word Erase	76
Single-Word Write to Data EEPROM	77
Ultra Low-Power Wake-up Initialization	132
Code Protection	259
Comparator	235

PIC24FV16KM204 FAMILY

M

Master Synchronous Serial Port (MSSP)	159
Microchip Internet Web Site	332
MPLAB Assembler, Linker, Librarian	262
MPLAB ICD 3 In-Circuit Debugger	263
MPLAB PM3 Device Programmer	263
MPLAB REAL ICE In-Circuit Emulator System	263
MPLAB X Integrated Development Environment Software	261
MPLAB X SIM Software Simulator	263
MPLIB Object Librarian	262
MPLINK Object Linker	262

N

Near Data Space	44
-----------------------	----

O

On-Chip Voltage Regulator	257
Oscillator Configuration	
Clock Switching	127
Sequence	127
Configuration Bit Values for Clock Selection	122
Control Registers	123
CPU Clocking Scheme	122
Initial Configuration on POR	122
Reference Clock Output	128

P

Packaging	
Details	300
Marking	297
PICKIT 3 In-Circuit Debugger/Programmer	263
Power-Saving	135
Power-Saving Features	131
Clock Frequency, Clock Switching	131
Coincident Interrupts	132
Instruction-Based Modes	131
Idle	132
Sleep	131
Retention Regulator (RETREG)	134
Selective Peripheral Control	135
Ultra Low-Power Wake-up (ULPWU)	132
Voltage Regulator-Based	134
Retention Sleep Mode	134
Run Mode	134
Sleep Mode	134
Product Identification System	334
Program and Data Memory	
Access Using Table Instructions	65
Program Space Visibility	66
Program and Data Memory Spaces	
Interfacing, Addressing	63
Program Memory	
Address Space	41
Configuration Word Addresses	42
Program Space	
Memory Map	41
Program Verification	259

R

Real-Time Clock and Calendar (RTCC)	181
Register Maps	
A/D	59
ANSEL	60
Band Gap Buffer Control	61
CLC1-2	48

Clock Control	62
Comparator	61
CPU Core	45
CTMU	60
DAC1	56
DAC2	56
ICN	46
Interrupt Controller	47
MCCP1	49
MCCP2	50
MCCP3	51
MSSP1 (I ² C/SPI)	54
MSSP2 (I ² C/SPI)	54
NVM	62
Op Amp 1	56
Op Amp 2	56
Pad Configuration	58
PMD	62
PORTA	57
PORTB	57
PORTC	57
Real-Time Clock and Calendar	60
SCCP4	52
SCCP5	53
Timer1	48
UART1	55
UART2	55
Ultra Low-Power Wake-up	62

Registers

AD1CHITH (A/D Scan Compare Hit, High Word)	219
AD1CHITL (A/D Scan Compare Hit, Low Word)	220
AD1CHS (A/D Sample Select)	218
AD1CON1 (A/D Control 1)	213
AD1CON2 (A/D Control 2)	215
AD1CON3 (A/D Control 3)	216
AD1CON5 (A/D Control 5)	217
AD1CSSH (A/D Input Scan Select, High Word)	221
AD1CSSL (A/D Input Scan Select, Low Word)	221
AD1CTMENH (CTMU Enable, High Word)	222
AD1CTMENL (CTMU Enable, Low Word)	222
ALCFGRPT (Alarm Configuration)	186
ALMINSEC (Alarm Minutes and Seconds Value)	190
ALMTHDY (Alarm Month and Day Value)	189
ALWDHR (Alarm Weekday and Hours Value)	189
AMPxCON (Op Amp x Control)	234
ANSA (PORTA Analog Selection)	138
ANSB (PORTB Analog Selection)	139
ANSC (PORTC Analog Selection)	139
BUFCON0 (Internal Voltage Reference Control 0)	232
CCPxCON1H (CCPx Control 1 High)	152
CCPxCON1L (CCPx Control 1 Low)	150
CCPxCON2H (CCPx Control 2 High)	155
CCPxCON2L (CCPx Control 2 Low)	154
CCPxCON3H (CCPx Control 3 High)	157
CCPxCON3L (CCPx Control 3 Low)	156
CCPxSTATL (CCPx Status)	158
CLCxCONH (CLCx Control High)	199
CLCxCONL (CLCx Control Low)	198
CLCxGLSH (CLCx Gate Logic Input Select High)	204
CLCxGLSL (CLCx Gate Logic Input Select Low)	202
CLCxSEL (CLCx Input MUX Select)	200
CLKDIV (Clock Divider)	125