

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16km102-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		N	lemory	1						Pe	riphe	rals					
Device	Pins	Flash Program (bytes)	SRAM (bytes)	EE Data (bytes)	Voltage Range (V)	16-Bit Timer	16-Bit MCCP/SCCP	MSSP	UART	12-Bit A/D Channels	8-Bit DAC	Op Amp	Comparators	CTMU	RTCC	CLC	ICD BRKPT
						5V	Devic	es									
PIC24FV16KM204	44	16K	2K	512	2.0-5.5	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
PIC24FV16KM202	28	16K	2K	512	2.0-5.5	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
PIC24FV08KM204	44	8K	2K	512	2.0-5.5	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
PIC24FV08KM202	28	8K	2K	512	2.0-5.5	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
PIC24FV16KM104	44	16K	1K	512	2.0-5.5	1	1/1	1	1	22	—	_	1	Yes	_	1	3
PIC24FV16KM102	28	16K	1K	512	2.0-5.5	1	1/1	1	1	19	_	_	1	Yes	_	1	3
PIC24FV08KM102	28	8K	1K	512	2.0-5.5	1	1/1	1	1	19	_	_	1	Yes	_	1	3
PIC24FV08KM101	20	8K	1K	512	2.0-5.5	1	1/1	1	1	16	_	-	1	Yes	_	1	3
						3V	Devic	es									
PIC24F16KM204	44	16K	2K	512	1.8-3.6	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
PIC24F16KM202	28	16K	2K	512	1.8-3.6	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
PIC24F08KM204	44	8K	2K	512	1.8-3.6	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
PIC24F08KM202	28	8K	2K	512	1.8-3.6	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
PIC24F16KM104	44	16K	1K	512	1.8-3.6	1	1/1	1	1	22	_	—	1	Yes	—	1	3
PIC24F16KM102	28	16K	1K	512	1.8-3.6	1	1/1	1	1	19	_	_	1	Yes	_	1	3
PIC24F08KM102	28	8K	1K	512	1.8-3.6	1	1/1	1	1	19	—	—	1	Yes	—	1	3
PIC24F08KM101	20	8K	1K	512	1.8-3.6	1	1/1	1	1	16			1	Yes	_	1	3

Pin Diagrams (Continued)

		Pin Features
44-Pin TQFP/QFN ⁽¹⁾	Pin	PIC24FXXKMX04 PIC24FVXXKMX04
∞ ८ ७ 0 ° ∿ 0 4 0 0 4	1	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/ /CLC10/CTED4/CN21/RB9
RB3 RB4 RB5 RB5 RB5 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3	2	U1RX/ /CN18/RC6
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	3	U1TX/ /CN17/RC7
RB9 1 33 RB4		/CN20/RC8
RC6 2 32 RA8 RC7 3 31 RA3		IC4/OC2F/CTED7/CN19/RC9
RC7 3 31 RA3 RC8 4 30 RA2	6	IC1/ / /CTED3/CN9/RA7
RC9 5 PIC24FXXKMX04 29 Vss	7	/OC1A/CTED1/INT2/CN8/RA6 VCAP or VDDCORE
RA7 6 28 VDD RA6 7 27 RC2	8	PGED2/SDI1/OC1C/CTED11/CN16/RB10
RB10 8 26 RC1	9	PGEC2/SCK1/OC2A/CTED9/CN15/RB11
RB11 9 25 RC0 RB12 10 24 RB3		/AN12/HLVDIN/ /CTED2/ /AN12/HLVDIN/ /CTED2/INT2/ CN14/RB12 CN14/RB12
RB13 11 23 RB2		/ /AN11/SD01/OC1D/CTPLS/CN13/RB13
221011111111111111111111111111111111111	12	/ /CN35/RA10
RA10 RA11 RB15 AVDD AVDD RA10 RA10 RA10 RA10 RA10 RA10 RA10 RA10	13	/ /CTED8/CN36/RA11
	14	/CVREF/ / /AN10/ / /C1OUT/OCFA/CTED5/INT1/CN12/
RA10 RA11 RB14 RB14 AV815 AV815 AV815 MOCLR/RA5 RA01 RA10 RA10 RA10 RA10 RA10 RA11 RA10 RA11 RA10 RA11		RB14
	15	/ /AN9/ /REFO/SS1/TCKIA/CTED6/CN11/RB15
	16	AVss
	17	AVDD
	18	MCLR/Vpp/RA5
	19	CVREF+/VREF+/ /AN0/ /CN2/ CVREF+/VREF+/ /AN0/ / RA0 CTED1/CN2/RA0 CTED
	20	CVREF-/VREF-/AN1/CN3/RA1
	21	PGED1/AN2/CTCMP/ULPWU/C1IND/ / / /CN4/RB0
	22	PGEC1/ / /AN3/C1INC/ / /CTED12/CN5//RB1
	23	/ /AN4/C1INB/ / /TCKIB/CTED13/CN6/RB2
	24	/AN5/C1INA/ / /CN7/RB3
	25	AN6/CN32/RC0
	26	AN7/CN31/RC1
	27	AN8/CN10/RC2
	28	VDD
	29	
	30 31	OSCI/CLKI/AN13/CN30/RA2 OSCO/CLKO/AN14/CN29/RA3
	32	OSCO/CLRO/AN 14/CN29/RAS
	32	SOSCI/AN15/ / /CN1/RB4
	33	SOSCO/SCLKI/AN16/PWRLCLK/ /CN0/RA4
	34	/CN34/RA9
	36	/CN28/RC3
	37	/CN25/RC4
	38	/CN26/RC5
Legend: Values in indicate pin	39	Vss
function differences between	40	VDD
PIC24F(V)XXKM202 and	41	PGED3/AN17/ASDA1/OC1E/CLCINA/CN27/RB5
		PGEC3/AN18/ASCL1/OC1F/CLCINB/CN24/RB6
PIC24F(V)XXKM102 devices.	42	FGEG3/ANTO/AGGET/OCTF/GEGIND/GN24/RD0
Note 1: Exposed pad on underside of	42 43	AN19/INT0/CN23/RB7 AN19/ /OC1A/INT0/CN23/RB7
	12	

NOTES:

TABLE 4-15: UART1 REGISTER MAP

		•																
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	220h	UARTEN	—	USIDL	IREN	RTSMD	-	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	222h	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	224h	_	- - - - - - URABLE URABLE <th< td=""><td></td><td>xxxx</td></th<>												xxxx			
U1RXREG	226h	—	UART1 Receive Register											0000				
U1BRG 228h Baud Rate Generator Prescaler												0000						
n en																		

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-16: UART2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE ⁽¹⁾	230h	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA ⁽¹⁾	232h	UTXISEL1	UTXINV	UTXISEL0	0 <u> </u>									0110				
U2TXREG ⁽¹⁾	234h	_	_	_	—	_	_	_				UART2 Tra	nsmit Regis	ster				xxxx
U2RXREG ⁽¹⁾	236h	_	□ UART2 Receive Register								0000							
U2BRG ⁽¹⁾	238h		Baud Rate Generator Prescaler											0000				

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

TABLE 4-21: PORTA REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 ^(4,5)	Bit 10 ^(4,5)	Bit 9 ^(4,5)	Bit 8 ^(4,5)	Bit 7 ⁽⁴⁾	Bit 6 ⁽³⁾	Bit 5 ⁽²⁾	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	2C0h		_	_	_	TRISA11	TRISA10	TRISA9	TRISA8	TRISA7	TRISA6	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	0FDF ⁽¹⁾
PORTA	2C2h	_	—	—		RA11	RA10	RA9	RA8	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	2C4h	_	—	—		LATA11	LATA10	LATA9	LATA8	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	2C6h	_	—	_	_	ODA11	ODA10	ODA9	ODA8	ODA7	ODA6	_	ODA4	ODA3	ODA2	ODA1	ODA0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are only available when MCLRE (FPOR<7>) = 0.

3: These bits are not implemented in FV devices.

4: These bits are not implemented in 20-pin devices.

5: These bits are not implemented in 28-pin devices.

TABLE 4-22: PORTB REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 ⁽²⁾	Bit 10 ⁽²⁾	Bit 9	Bit 8	Bit 7	Bit 6 ⁽²⁾	Bit 5 ⁽²⁾	Bit 4	Bit 3 ⁽²⁾	Bit 2	Bit 1	Bit 0	All Resets
TRISB	2C8h	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	_{FFFF} (1)
PORTB	2CAh	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	2CCh	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	2CEh	ODB15	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are not implemented in 20-pin devices.

TABLE 4-23: PORTC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 ^(2,3)	Bit 8 ^(2,3)	Bit 7 ^(2,3)	Bit 6 ^(2,3)	Bit 5 ^(2,3)	Bit 4 ^(2,3)	Bit 3 ^(2,3)	Bit 2 ^(2,3)	Bit 1 ^(2,3)	Bit 0 ^(2,3)	All Resets
TRISC	2D0h		_		_	—	_	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	03FF ⁽¹⁾
PORTC	2D2h	—	_	_	-	—	_	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx
LATTC	2D4h	—	_	_	-	—	_	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx
ODCC	2D6h	_	_	—	-	—	_	ODC9	ODC8	ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are not implemented in 20-pin devices.

3: These bits are not implemented in 28-pin devices.

TABLE 4-25: A/D REGISTER MAP

File Name	-25: Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
		2.1.10		2	2.4.12	2	20.10	2	2.1.0		2	2.1.0		2			2.10	Resets
ADC1BUF0	300h					A/D Da	ata Buffer 0	/Threshold	for Channel 0/	Threshold for	Channel 0 & 1	2 in Window	Compare					xxxx
ADC1BUF1	302h					A/D Da	ata Buffer 1	/Threshold	for Channel 1/	Threshold for	Channel 1 & 1	3 in Window	Compare					xxxx
ADC1BUF2	304h					A/D Da	ata Buffer 2	/Threshold	for Channel 2/	Threshold for	Channel 2 & 1	4 in Window	Compare					XXXX
ADC1BUF3	306h					A/D Da	ata Buffer 3	/Threshold	for Channel 3/	Threshold for	Channel 3 & 1	5 in Window	Compare					XXXX
ADC1BUF4	308h					A/D Da	ata Buffer 4	/Threshold	for Channel 4/	Threshold for	Channel 4 & 1	6 in Window	Compare					xxxx
ADC1BUF5	30Ah					A/D Da	ata Buffer 5	/Threshold	for Channel 5/	Threshold for	Channel 5 & 1	7 in Window	Compare					xxxx
ADC1BUF6	30Ch					A/D Da	ata Buffer 6	/Threshold	for Channel 6/	Threshold for	Channel 6 & 1	8 in Window	Compare					xxxx
ADC1BUF7	30Eh					A/D Da	ata Buffer 7	/Threshold	for Channel 7/	Threshold for	Channel 7 & 1	9 in Window	Compare					xxxx
ADC1BUF8	310h					A/D Da	ata Buffer 8	/Threshold	for Channel 8/	Threshold for	Channel 8 & 2	0 in Window	Compare					xxxx
ADC1BUF9	312h					A/D Da	ata Buffer 9	/Threshold	for Channel 9/	Threshold for	Channel 9 & 2	1 in Window	Compare					xxxx
ADC1BUF10	314h					A/D Data	a Buffer 10/	Threshold	for Channel 10	/Threshold for	r Channel 10 &	22 in Window	w Compare					xxxx
ADC1BUF11	316h			A/D Data Buffer 11/Threshold for Channel 11/Threshold for Channel 11 & 23 in Window Compare									xxxx					
ADC1BUF12	318h			A/D Data Buffer 12/Threshold for Channel 12/Threshold for Channel 0 & 12 in Window Compare									xxxx					
ADC1BUF13	31Ah			A/D Data Buffer 13/Threshold for Channel 13/Threshold for Channel 1 & 13 in Window Compare									xxxx					
ADC1BUF14	31Ch		A/D Data Buffer 14/Threshold for Channel 14/Threshold for Channel 2 & 14 in Window Compare										xxxx					
ADC1BUF15	31Eh					A/D Dat	a Buffer 15	/Threshold	for Channel 1	5/Threshold fo	r Channel 3 &	15 in Window	v Compare					xxxx
ADC1BUF16	320h					A/D Dat	a Buffer 16	/Threshold	for Channel 1	6/Threshold fo	r Channel 4 &	16 in Window	v Compare					xxxx
ADC1BUF17	322h					A/D Dat	a Buffer 17	/Threshold	for Channel 1	7/Threshold fo	r Channel 5 &	17 in Window	v Compare					xxxx
ADC1BUF18	324h					A/D Dat	a Buffer 18	/Threshold	for Channel 18	8/Threshold fo	r Channel 6 &	18 in Window	v Compare					xxxx
ADC1BUF19	326h					A/D Dat	a Buffer 19	/Threshold	for Channel 19	9/Threshold fo	r Channel 7 &	19 in Window	v Compare					xxxx
ADC1BUF20	328h					A/D Dat	a Buffer 20	/Threshold	for Channel 20	0/Threshold fo	r Channel 8 &	20 in Window	v Compare					xxxx
ADC1BUF21	32Ah					A/D Dat	a Buffer 21	/Threshold	for Channel 2	1/Threshold fo	r Channel 9 &	21 in Window	v Compare					xxxx
ADC1BUF22	32Ch					A/D Data	a Buffer 22/	Threshold	for Channel 22	2/Threshold for	r Channel 10 &	22 in Window	w Compare					xxxx
ADC1BUF23	32Eh					A/D Data	a Buffer 23/	Threshold	for Channel 23	3/Threshold for	r Channel 11 &	23 in Window	w Compare					xxxx
AD1CON1	340h	ADON	_	ADSIDL	_	_	MODE12	FORM1	FORM0	SSRC3	SSRC2	SSRC1	SSRC0	_	ASAM	SAMP	DONE	0000
AD1CON2	342h	PVCFG1	PVCFG0	NVCFG0	_	BUFREGEN	CSCNA	_	_	BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	344h	ADRC	EXTSAM		SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	348h	CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSH	34Eh	_	CSS30	CSS29	CSS28	CSS27	CSS26	_	_	CSS23	CSS22	CSS21	CSS20 ⁽¹⁾	CSS19 ⁽¹⁾	CSS18	CSS17	CSS16	0000
AD1CSSL	350h	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8 ^(1,2)	CSS7 ^(1,2)	CSS6 ^(1,2)	CSS5 ⁽¹⁾	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON5	354h	ASEN	LPEN	CTMREQ	BGREQ	r	_	ASINT1	ASINT0	_	_	—	_	WM1	WM0	CM1	CM0	0000
AD1CHITH	356h	_	—	—	—	_	_	—	—	CHH23	CHH22	CHH21	CHH20 ⁽¹⁾	CHH19 ⁽¹⁾	CHH18	CHH17	CHH16	0000
AD1CHITL	358h	CHH15	CHH14	CHH13	CHH12	CHH11	CHH10	CHH9	CHH8 ^(1,2)	CHH7 ^(1,2)	CHH6 ^(1,2)	CHH5 ⁽¹⁾	CHH4	CHH3	CHH2	CHH1	CHH0	0000
AD1CTMENH	360h	_	—	—	_	_	_	_	—	CTMEN23	CTMEN22	CTMEN21	CTMEN20 ⁽¹⁾	CTMEN19 ⁽¹⁾	CTMEN18	CTMEN17	CTMEN16	0000
AD1CTMENL	362h	CTMEN15	CTMEN14	CTMEN13	CTMEN12	CTMEN11	CTMEN10	CTMEN9	CTMEN8((1,2)	CTMEN7(1,2)	CTMEN6(1,2)	CTMEN5(1)	CTMEN4	CTMEN3	CTMEN2	CTMEN1	CTMEN0	0000

 $\label{eq:Legend: Legend: Legend: u = unchanged, --= unimplemented, q = value depends on condition, r = reserved.$

Note 1: These bits are not implemented in 20-pin devices.

2: These bits are not implemented in 28-pin devices.

REGISTER 8-25: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_	CCT3IP2	CCT3IP1	CCT3IP0	—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	—	—	—	—	—			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	Unimplemen	ted: Read as '0)'							
bit 14-12	CCT3IP<2:0>	: Capture/Com	pare 3 Timer I	nterrupt Priority	/ bits					
	111 = Interru	pt is Priority 7 (I	highest priority	interrupt)						
	•									
	•									
	•									
	001 = Interru									
	-	pt source is disa	apied							
	1-0 Unimplemented: Read as '0'									
bit 11-0	Unimplemen	ted: Read as '0)'							

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enable bit <u>If FSCM is Enabled (FCKSM1 = 1):</u> 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit <u>If FSCM is Disabled (FCKSM1 = 0):</u> Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	Unimplemented: Read as '0'
bit 5	LOCK: PLL Lock Status bit ⁽²⁾
	 1 = PLL module is in lock or PLL module start-up timer is satisfied 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	 1 = FSCM has detected a clock failure 0 = No clock failure has been detected
bit 2	SOSCDRV: Secondary Oscillator Drive Strength bit ⁽³⁾
	 1 = High-power SOSC circuit is selected 0 = Low/high-power select is done via the SOSCSRC Configuration bit
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	 1 = Enables the Secondary Oscillator 0 = Disables the Secondary Oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	 1 = Initiates an oscillator switch to the clock source specified by the NOSC<2:0> bits 0 = Oscillator switch is complete
Note 1:	Reset values for these bits are determined by the FNOSCx Configuration bits.

- 2: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
- **3:** When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.

13.4 Input Capture Mode


Input Capture mode is used to capture a timer value from an independent timer base upon an event on an input pin or other internal Trigger source. The input capture features are useful in applications requiring frequency (time period) and pulse measurement. Figure 13-6 depicts a simplified block diagram of Input Capture mode. Input Capture mode uses a dedicated 16/32-bit, synchronous, up counting timer for the capture function. The timer value is written to the FIFO when a capture event occurs. The internal value may be read (with a synchronization delay) using the CCPxTMRH/L register.

To use Input Capture mode, the CCSEL bit (CCPxCON1L<4>) must be set. The T32 and the MOD<3:0> bits are used to select the proper Capture mode, as shown in Table 13-4.

MOD<3:0> (CCPxCON1L<3:0>)	T32 (CCPxCON1L<5>)	Operating Mode
0000	0	Edge Detect (16-bit capture)
0000	1	Edge Detect (32-bit capture)
0001	0	Every Rising (16-bit capture)
0001	1	Every Rising (32-bit capture)
0010	0	Every Falling (16-bit capture)
0010	1	Every Falling (32-bit capture)
0011	0	Every Rise/Fall (16-bit capture)
0011	1	Every Rise/Fall (32-bit capture)
0100	0	Every 4th Rising (16-bit capture)
0100	1	Every 4th Rising (32-bit capture)
0101	0	Every 16th Rising (16-bit capture)
0101	1	Every 16th Rising (32-bit capture)

TABLE 13-4: INPUT CAPTURE MODES





REGISTER 13-6: CCPxCON3H: CCPx CONTROL 3 HIGH REGISTERS

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
OETRIG	OSCNT2	OSCNT1	OSCNT0	_	OUTM2 ⁽¹⁾	OUTM1 ⁽¹⁾	OUTM0 ⁽¹⁾				
bit 15							bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
		POLACE	POLBDF ⁽¹⁾	PSSACE1	PSSACE0	PSSBDF1 ⁽¹⁾	PSSBDF0 ⁽¹⁾				
bit 7							bit C				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own				
							-				
bit 15	OETRIG: CC	Px Dead-Time	Select bit								
	1 = For Trigg	OETRIG: CCPx Dead-Time Select bit 1 = For Triggered mode (TRIGEN = 1): Module does not drive enabled output pins until triggered									
		output pin opera									
bit 14-12	OSCNT<2:0>	: One-Shot Ev	ent Count bits								
	 111 = Extend one-shot event by 7 time base periods (8 time base periods total) 110 = Extend one-shot event by 6 time base periods (7 time base periods total) 										
	 101 = Extend one-shot event by 5 time base periods (6 time base periods total) 100 = Extend one-shot event by 4 time base periods (5 time base periods total) 										
			nt by 3 time bas								
			nt by 2 time ba								
			nt by 1 time ba								
	000 = Do no	t extend one-sl	not Trigger ever	nt							
bit 11	-	ted: Read as '									
bit 10-8	OUTM<2:0>: PWMx Output Mode Control bits ⁽¹⁾										
	111 = Reserv										
	110 = Output		1. f								
		DC Output mod DC Output mod									
	011 = Reserv	•									
	010 = Half-Br	idge Output me	ode								
		Pull Output mod									
	000 = Steera l	ble Single Outp	out mode								
bit 7-6	-	ted: Read as '									
bit 5		-	s, OCxA, OCxC	and OCxE, P	olarity Control	bit					
		in polarity is ac in polarity is ac									
bit 4			s, OCxB, OCxE	and OCxF Po	plarity Control b	_{Dit} (1)					
		in polarity is ac									
		in polarity is ac									
bit 3-2	PSSACE<1:0	>: PWMx Outp	out Pins, OCxA	, OCxC and O	CxE, Shutdowr	State Control b	oits				
	11 = Pins are	driven active v	vhen a shutdow	n event occur	S						
			when a shutdo		urs						
			n a shutdown e				(4)				
bit 1-0						State Control b	oits ⁽¹⁾				
			vhen a shutdov								
			when a shutdo								
	ux = Pins are	па пуп-тпре	dance state wh	ien a shuluowi	i eveni occurs						

Note 1: These bits are implemented in MCCPx modules only.

16.2.6 ALRMVAL REGISTER MAPPINGS

REGISTER 16-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0 MTHONE3 MTHONE2 MTHONE1		MTHONE0		
bit 15							bit 8
11.0		D/1/					
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
<u> </u>		DAYTEN1	DAYTEN0	R/W-X DAYONE3	R/W-X DAYONE2	DAYONE1	R/W-x DAYONE0

Legend:

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 bit 12	Unimplemented: Read as '0' MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 16-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0	
bit 15	-			-			bit 8	
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0	
bit 7	-						bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15	Unimplement	ted: Read as '0	3					
bit 14-12	MINTEN<2:0	>: Binary Code	d Decimal Valu	ue of Minute's T	ens Digit bits			
	Contains a va	lue from 0 to 5						
bit 11-8	MINONE<3:0	>: Binary Code	ed Decimal Val	ue of Minute's (Ones Digit bits			
	Contains a va	lue from 0 to 9						
bit 7	Unimplemen	ted: Read as '	0'					
bit 6-4	SECTEN<2:0	>: Binary Code	ed Decimal Val	ue of Second's	Tens Digit bits			
	Contains a va	lue from 0 to 5						
bit 3-0	SECONE<3:0	>: Binary Code	ed Decimal Val	lue of Second's	Ones Digit bit	5		
	Contains a va	lue from 0 to 9						

REGISTER 16-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

FIGURE 16-2:	ALARM MASK SE	ITINGS					
Alarm Mas (AMASK	k Setting <<3:0>)	Day of the Week	Month	Day	Hours	Minutes	Seconds
0000 - Every 0001 - Every							
0010 - Every	10 seconds						s
0011 - Every	minute						SS
0100 - Every	10 minutes					m	S S
0101 - Every	hour					m m :	S S
0110 - Every	day				h h :	m m :	S S
0111 - Every	week	d			h h :	m m :	S S
1000 - Every	month			b	h h :	m m :	S S
1001 - Every	year ⁽¹⁾		m m / 0	b	h h :	m m :	s s
Note 1: A	nnually, except when cor	ifigured foi	r February 29.				

16.5 Power Control

The RTCC includes a power control feature that allows the device to periodically wake-up an external device, wait for the device to be stable before sampling wake-up events from that device and then shut down the external device. This can be done completely autonomously by the RTCC, without the need to wake from the current low-power mode (Sleep, Deep Sleep, etc.).

To enable this feature, the RTCC must be enabled (RTCEN = 1), the PWCEN register bit must be set and the RTCC pin must be driving the PWC control signal (RTCOE = 1 and RTCCLK<1:0> = 11).

The polarity of the PWC control signal may be chosen using the PWCPOL register bit. Active-low or active-high may be used with the appropriate external switch to turn on or off the power to one or more external devices. The active-low setting may also be used in conjunction with an open-drain setting on the RTCC pin. This setting is able to drive the GND pin(s) of the external device directly (with the appropriate external VDD pull-up device), without the need for external switches. Finally, the CHIME bit should be set to enable the PWC periodicity.




TABLE 19-2:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:
12-BIT FRACTIONAL FORMATS

VIN/VREF	12-Bit Output Code	16-Bit Fractional Format Equivalent Decimal Value	16-Bit Signed Fractional Format/ Equivalent Decimal Value							
+4095/4096	0 1111 1111 1111	1111 1111 1111 0000	0.999	0111 1111 1111 1000	0.999					
+4094/4096	0 1111 1111 1110	1111 1111 1110 0000	0.998	0111 1111 1110 1000	0.998					
	•••									
+1/4096	0 0000 0000 0001	0000 0000 0001 0000	0.001	0000 0000 0000 1000	0.001					
0/4096	0 0000 0000 0000	0000 0000 0000 0000	0.000	0000 0000 0000 0000	0.000					
-1/4096	1 0111 1111 1111	0000 0000 0000 0000	0.000	1111 1111 1111 1000	-0.001					
		•••								
-4095/4096	1 0000 0000 0001	0000 0000 0000 0000	0.000	1000 0000 0000 1000	-0.999					
-4096/4096	1 0000 0000 0000	0000 0000 0000 0000	0.000	1000 0000 0000 0000	-1.000					

FIGURE 19-5: A/D OUTPUT DATA FORMATS (10-BIT)


RAM Contents:							d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Read to Bus:															I	
Integer	0	0	0	0	0	0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Signed Integer	s0	s0	s0	s0	s0	s0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Fractional (1.15)	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0	0
Signed Fractional (1.15)	s0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0
	L							1								

TABLE 19-3:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:
10-BIT INTEGER FORMATS


VIN/VREF	10-Bit Differential Output Code (11-bit result)	16-Bit Integer Format/16-Bit Signed Integer FoEquivalent Decimal ValueEquivalent Decimal Value				
+1023/1024	011 1111 1111	0000 0011 1111 1111	1023	0000 0001 1111 1111	1023	
+1022/1024	011 1111 1110	0000 0011 1111 1110	1022	0000 0001 1111 1110	1022	
		•••				
+1/1024	000 0000 0001	0000 0000 0000 0001	1	0000 0000 0000 0001	1	
0/1024	000 0000 0000	0000 0000 0000 0000	0	0000 0000 0000 0000	0	
-1/1024	101 1111 1111	0000 0000 0000 0000	0	1111 1111 1111 1111	-1	
		•••				
-1023/1024	100 0000 0001	0000 0000 0000 0000	0	1111 1110 0000 0001	-1023	
-1024/1024	100 0000 0000	0000 0000 0000 0000	0	1111 1110 0000 0000	-1024	

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
AMPEN		AMPSIDL	AMPSLP						
bit 15	•		•				bit 8		
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SPDSEL	—	NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0		
bit 7							bit 0		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown		
	-						-		
bit 15	AMPEN: Op	Amp x Control	Module Enable	e bit					
	1 = Module								
	0 = Module								
bit 14	-	nted: Read as '							
bit 13		Dp Amp x Periph							
		nues module op es module opera			lle mode				
bit 12					it				
	AMPSLP: Op Amp x Peripheral Enabled in Sleep Mode bit 1 = Continues module operation when device enters Sleep mode								
		nues module op			pinede				
bit 11-8	Unimplemented: Read as '0'								
bit 7	SPDSEL: O	p Amp x Power/	Speed Select b	bit					
	• .	ower and band	•	• •					
bit 6	0 = Lower power and bandwidth (slower response time)								
bit 5-3	Unimplemented: Read as '0'								
DIL 3-3	NINSEL<2:0>: Negative Op Amp Input Select bits 111 = Reserved; do not use								
	111 – Reserved; do not use								
	101 = Op amp negative input is connected to the op amp output (voltage follower)								
	100 = Reserved; do not use								
	011 = Reserved; do not use010 = Op amp negative input is connected to the OAxIND pin								
	001 = Op amp negative input is connected to the OAxIND pin								
		np negative inpu							
bit 2-0	PINSEL<2:0>: Positive Op Amp Input Select bits								
	111 = Op amp positive input is connected to the output of the A/D input multiplexer								
	110 = Reserved; do not use 101 = Op amp positive input is connected to the DAC1 output for OA1 (DAC2 output for OA2)								
		rved; do not use					1 (AZ)		
		rved; do not use							
		np positive inpu							
		np positive inpu np positive inpu			pin				
	000 – Op a l	ne positive inpu							
Note 1: The	his register is a	vailable only on	PIC24F(V)16	KM2XX devices	i.				

REGISTER 21-1: AMPxCON: OP AMP x CONTROL REGISTER⁽¹⁾







Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
300	TRESP	Response Time ^{*(1)}	_	150	400	ns	
301	Тмс2о∨	Comparator Mode Change to Output Valid [*]	—	_	10	μs	

TABLE 27-26: COMPARATOR TIMING REQUIREMENTS

Parameters are characterized but not tested.

*

Note 1: Response time is measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 27-27: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
VR310	TSET	Settling Time ⁽¹⁾			10	μS	

Note 1: Settling time is measured while CVRSS = 1 and the CVR<3:0> bits transition from '0000' to '1111'.

FIGURE 27-10: CAPTURE/COMPARE/PWM TIMINGS (MCCPx, SCCPx MODULES)





TABLE 27-28: CAPTURE/COMPARE/PWM REQUIREMENTS (MCCPx, SCCPx MODULES)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
50	TCLKL	CCPx Time Base Clock Source Low Time	TCY/2	_	ns	
51	ТсікН	CCPx Time Base Clock Source High Time	Tcy/2	_	ns	
52	TCLK	CCPx Time Base Clock Source Period	Тсү	-	ns	
53	TccL	CCPx Capture or Gating Input Low Time	TCLK	—	ns	
54	ТссН	CCPx Capture or Gating Input High Time	TCLK	_	ns	
55	TCCP	CCPx Capture or Gating Input Period	2 * Tclk/N	—	ns	N = Prescale Value (1, 4 or 16)

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	MIN	NOM	MAX	
Contact Pitch			0.65 BSC	
Contact Pad Spacing			7.20	
Contact Pad Width (X28)				0.45
Contact Pad Length (X28)				1.75
Distance Between Pads		0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count Tape and Reel Fl		 Examples: a) PIC24FV16KM204-I/ML: Wide Voltage Range, General Purpose, 16-Kbyte Program Memory, 44-Pin, Industrial Temp., QFN Package b) PIC24F08KM102-I/SS: Standard Voltage Range, General Purpose with Reduced Feature Set, 8-Kbyte Program Memory, 28-Pin, Industrial Temp., SSOP Package
Architecture	24 = 16-bit modified Harvard without DSP	
Flash Memory Family	F = Standard voltage range Flash program memoryFV = Wide voltage range Flash program memory	
Product Group	KM2 = General Purpose PIC24F Lite Microcontroller KM1 = General Purpose PIC24F Lite Microcontroller with Reduced Feature Set	
Pin Count	01 = 20-pin 02 = 28-pin 04 = 44-pin	
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample	