

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16km102-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)

		Pin Features
44-Pin TQFP/QFN ⁽¹⁾	Pin	PIC24FXXKMX04 PIC24FVXXKMX04
∞ ८ ७ 0 ° ∿ 0 4 0 0 4	1	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/ /CLC10/CTED4/CN21/RB9
RB3 RB4 RB5 RB5 RB5 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3	2	U1RX/ /CN18/RC6
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	3	U1TX/ /CN17/RC7
RB9 1 33 RB4		/CN20/RC8
RC6 2 32 RA8 RC7 3 31 RA3		IC4/OC2F/CTED7/CN19/RC9
RC7 3 31 RA3 RC8 4 30 RA2	6	IC1/ / /CTED3/CN9/RA7
RC9 5 PIC24FXXKMX04 29 Vss	7	/OC1A/CTED1/INT2/CN8/RA6 VCAP or VDDCORE
RA7 6 28 VDD RA6 7 27 RC2	8	PGED2/SDI1/OC1C/CTED11/CN16/RB10
RB10 8 26 RC1	9	PGEC2/SCK1/OC2A/CTED9/CN15/RB11
RB11 9 25 RC0 RB12 10 24 RB3		/AN12/HLVDIN/ /CTED2/ /AN12/HLVDIN/ /CTED2/INT2/ CN14/RB12 CN14/RB12
RB13 11 23 RB2		/ /AN11/SD01/OC1D/CTPLS/CN13/RB13
221011111111111111111111111111111111111	12	/ /CN35/RA10
RA10 RA11 RB15 AVDD AVDD RA10 RA10 RA10 RA10 RA10 RA10 RA10 RA10	13	/ /CTED8/CN36/RA11
	14	/CVREF/ / /AN10/ / /C1OUT/OCFA/CTED5/INT1/CN12/
RA10 RA11 RB14 RB14 AV815 AV815 AV815 MOCLR/RA5 RA01 RA10 RA10 RA10 RA10 RA10 RA11 RA10 RA11 RA10 RA11		RB14
	15	/ /AN9/ /REFO/SS1/TCKIA/CTED6/CN11/RB15
	16	AVss
	17	AVDD
	18	MCLR/Vpp/RA5
	19	CVREF+/VREF+/ /AN0/ /CN2/ CVREF+/VREF+/ /AN0/ / RA0 CTED1/CN2/RA0 CTED
	20	CVREF-/VREF-/AN1/CN3/RA1
	21	PGED1/AN2/CTCMP/ULPWU/C1IND/ / / /CN4/RB0
	22	PGEC1/ / /AN3/C1INC/ / /CTED12/CN5//RB1
	23	/ /AN4/C1INB/ / /TCKIB/CTED13/CN6/RB2
	24	/AN5/C1INA/ / /CN7/RB3
	25	AN6/CN32/RC0
	26	AN7/CN31/RC1
	27	AN8/CN10/RC2
	28	VDD
	29	
	30 31	OSCI/CLKI/AN13/CN30/RA2 OSCO/CLKO/AN14/CN29/RA3
	32	OSCO/CLRO/AN 14/CN29/RAS
	32	SOSCI/AN15/ / /CN1/RB4
	33	SOSCO/SCLKI/AN16/PWRLCLK/ /CN0/RA4
	34	/CN34/RA9
	36	/CN28/RC3
	37	/CN25/RC4
	38	/CN26/RC5
Legend: Values in indicate pin	39	Vss
function differences between	40	VDD
PIC24F(V)XXKM202 and	41	PGED3/AN17/ASDA1/OC1E/CLCINA/CN27/RB5
		PGEC3/AN18/ASCL1/OC1F/CLCINB/CN24/RB6
PIC24F(V)XXKM102 devices.	42	FGEG3/ANTO/AGGET/OCTF/GEGIND/GN24/RD0
Note 1: Exposed pad on underside of	42 43	AN19/INT0/CN23/RB7 AN19/ /OC1A/INT0/CN23/RB7
	12	

TABLE 1-5: PIC24FV16KM204 FAMILY PINOUT DESCRIPTION (CONTINUED)

TABLE 1-5.			F	F FV FV									
		I	Pin Numb	er			I	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
OSCI	7	9	6	30	33	7	9	6	30	33	Ι	ANA	Primary Oscillator Input
OSCO	8	10	7	31	34	8	10	7	31	34	0	ANA	Primary Oscillator Output
PGEC1	5	5	2	22	24	5	5	2	22	24	I/O	ST	ICSP Clock 1
PGED1	4	4	1	21	23	4	4	1	21	23	I/O	ST	ICSP Data 1
PGEC2	2	22	19	9	10	2	22	19	9	10	I/O	ST	ICSP Clock 2
PGED2	3	21	18	8	9	3	21	18	8	9	I/O	ST	ICSP Data 2
PGEC3	10	15	12	42	46	10	15	12	42	46	I/O	ST	ICSP Clock 3
PGED3	9	14	11	41	45	9	14	11	41	45	I/O	ST	ICSP Data 3
PWRLCLK	10	12	9	34	37	10	12	9	34	37	Ι	ST	RTCC Power Line Clock Input
RA0	2	2	27	19	21	2	2	27	19	21	I/O	ST	PORTA Pins
RA1	3	3	28	20	22	3	3	28	20	22	I/O	ST	PORTA Pins
RA2	7	9	6	30	33	7	9	6	30	33	I/O	ST	PORTA Pins
RA3	8	10	7	31	34	8	10	7	31	34	I/O	ST	PORTA Pins
RA4	10	12	9	34	37	10	12	9	34	37	I/O	ST	PORTA Pins
RA5	1	1	26	18	19	1	1	26	18	19	I/O	ST	PORTA Pins
RA6	14	20	17	7	7	_		_	_	_	I/O	ST	PORTA Pins
RA7	_	19	16	6	6	_	19	16	6	6	I/O	ST	PORTA Pins
RA8	—	—		32	35	_		—	32	35	I/O	ST	PORTA Pins
RA9	—	—		35	38	_		—	35	38	I/O	ST	PORTA Pins
RA10	_	_	_	12	13	_	_	—	12	13	I/O	ST	PORTA Pins
RA11	_	_	_	13	14	_	_	—	13	14	I/O	ST	PORTA Pins
RB0	4	4	1	21	23	4	4	1	21	23	I/O	ST	PORTB Pins
RB1	5	5	2	22	24	5	5	2	22	24	I/O	ST	PORTB Pins
RB2	6	6	3	23	25	6	6	3	23	25	I/O	ST	PORTB Pins
RB3	_	7	4	24	26	_	7	4	24	26	I/O	ST	PORTB Pins
RB4	9	11	8	33	36	9	11	8	33	36	I/O	ST	PORTB Pins
RB5	—	14	11	41	45	_	14	11	41	45	I/O	ST	PORTB Pins
RB6	—	15	12	42	46	_	15	12	42	46	I/O	ST	PORTB Pins
RB7	11	16	13	43	47	11	16	13	43	47	I/O	ST	PORTB Pins
RB8	12	17	14	44	48	12	17	14	44	48	I/O	ST	PORTB Pins

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I²C[™] = I²C/SMBus input buffer

NOTES:

NOTES:

3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

4.2 **Data Address Space**

The PIC24F core has a separate, 16-bit-wide data memory space, addressable as a single linear range. The Data Space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The Data Space memory map is displayed in Figure 4-3.


All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This gives a Data Space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility (PSV) area (see Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility").

Depending on the particular device, PIC24FV16KM family devices implement either 512 or 1024 words of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

FIGURE 4-3:

4.2.1 DATA SPACE WIDTH

The data organized memory space is in byte-addressable, 16-bit-wide blocks. Data is aligned in data memory and registers as 16-bit words, but all the Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.



DATA SPACE MEMORY MAP FOR PIC24FXXXXX FAMILY DEVICES⁽³⁾

TABLE 4-21: PORTA REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 ^(4,5)	Bit 10 ^(4,5)	Bit 9 ^(4,5)	Bit 8 ^(4,5)	Bit 7 ⁽⁴⁾	Bit 6 ⁽³⁾	Bit 5 ⁽²⁾	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	2C0h		_	_	_	TRISA11	TRISA10	TRISA9	TRISA8	TRISA7	TRISA6	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	0FDF ⁽¹⁾
PORTA	2C2h	-	—	—		RA11	RA10	RA9	RA8	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	2C4h	-	—	—		LATA11	LATA10	LATA9	LATA8	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	2C6h	_	—	_	_	ODA11	ODA10	ODA9	ODA8	ODA7	ODA6	_	ODA4	ODA3	ODA2	ODA1	ODA0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are only available when MCLRE (FPOR<7>) = 0.

3: These bits are not implemented in FV devices.

4: These bits are not implemented in 20-pin devices.

5: These bits are not implemented in 28-pin devices.

TABLE 4-22: PORTB REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 ⁽²⁾	Bit 10 ⁽²⁾	Bit 9	Bit 8	Bit 7	Bit 6 ⁽²⁾	Bit 5 ⁽²⁾	Bit 4	Bit 3 ⁽²⁾	Bit 2	Bit 1	Bit 0	All Resets
TRISB	2C8h	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	_{FFFF} (1)
PORTB	2CAh	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	2CCh	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	2CEh	ODB15	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are not implemented in 20-pin devices.

TABLE 4-23: PORTC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 ^(2,3)	Bit 8 ^(2,3)	Bit 7 ^(2,3)	Bit 6 ^(2,3)	Bit 5 ^(2,3)	Bit 4 ^(2,3)	Bit 3 ^(2,3)	Bit 2 ^(2,3)	Bit 1 ^(2,3)	Bit 0 ^(2,3)	All Resets
TRISC	2D0h	_	_		_	—	_	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	03FF ⁽¹⁾
PORTC	2D2h	—	_	_	-	—	_	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx
LATTC	2D4h	—	_	_	-	—	_	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx
ODCC	2D6h	_	_	—	-	—	_	ODC9	ODC8	ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are not implemented in 20-pin devices.

3: These bits are not implemented in 28-pin devices.

REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	U-0
—	—	—	—	—	—	CCT5IF	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_	_		_		_
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10	Unimplemented: Read as '0'
bit 9	CCT5IF: Capture/Compare 5 Timer Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

bit 8-0 Unimplemented: Read as '0'

REGISTER 8-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	R/W-0, HS	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIF	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0
—	—	—	—	—	BCL2IF	SSP2IF	—
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	RTCIF: Real-Time Clock and Calendar Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 13-3	Unimplemented: Read as '0'
bit 2	BCL2IF: MSSP2 I ² C [™] Bus Collision Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SSP2IF: MSSP2 SPI/I ² C Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	Unimplemented: Read as '0'

REGISTER 8-14: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
_	—	—	—	—	—	CCT5IE	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	—	_		—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown	
bit 15-10 Unimplemented: Read as '0'								
bit 9 CCT5IE: Capture/Compare 5 Timer Interrunt Enable bit								

bit 9	CCT5IE: Capture/Compare 5 Timer Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled

bit 8-0 Unimplemented: Read as '0'

REGISTER 8-15: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIE	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
—	—	—	—	—	BCL2IE	SSP2IE	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	RTCIE: Real-Time Clock and Calendar Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 13-3	Unimplemented: Read as '0'
bit 2	BCL2IE: MSSP2 I ² C [™] Bus Collision Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 1	SSP2IE: MSSP2 SPI/I ² C Event Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 0	Unimplemented: Read as '0'

REGISTER 8-31: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15	·	•			•		bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	HLVDIP2	HLVDIP1	HLVDIP0
bit 7							bit 0
Logondi							

Legend:	
---------	--

bit 2-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
- •

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 13-7: CCPxSTATL: CCPx STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	_	—	_	—	
bit 15							bit 8
			5/0.0	5/2.2	5/0.0	5/2.2	5/2.2
R-0	W1-0	W1-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readabl	e bit	W1 = Write '1'	only	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-8	Unimplemen	ted: Read as '0	,				
bit 7	CCPTRIG: C	CPx Trigger Sta	tus bit				
		s been triggered s not been trigg					
h :# 0				eiu in Resel			
bit 6		x Trigger Set Re		when TRIGEN	= 1 (location a	wave reade as	: '∩')
bit 5		Px Trigger Clear				ways icaus as	, , ,
bit o		is location to ca	•	Trigger when T	RIGEN = 1 (lo	cation alwavs r	eads as '0').
bit 4		x Auto-Shutdow			- (-	,	····,
	1 = A shutdo	wn event is in p	rogress; CCP	x outputs are in	the shutdown	state	
	0 = CCPx ou	itputs operate n	ormally				
bit 3	•	le Edge Compa					
		edge compare e edge compare e					
bit 2	•	Capture x Disat		occurred			
Dit Z	•	Input Capture :		es not generate	a capture ever	nt	
	0 = Event on Input Capture x pin will generate a capture event						
bit 1	ICOV: Input Capture x Buffer Overflow Status bit						
		t Capture x FIF					
		t Capture x FIF		ot overflowed			
bit 0	•	Capture x Buffe		- - -			
		apture x buffer h apture x buffer i		adie			
			c sinply				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0		
bit 7				-			bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown		
bit 15		,	ed automatica	lly after an ala	arm event whe	never ARPT<7	:0> = 00h and		
bit 14		ne Enable bit							
DIL 14	1 = Chime is	s enabled; ARP				to FFh			
bit 13-10		>: Alarm Mask							
	0011 = Even 0100 = Even 0101 = Even 0110 = Once 0111 = Once 1000 = Once 1001 = Once 101x = Rese 11xx = Rese	y 10 seconds y minute y 10 minutes y hour e a day e a week e a month e a year (except erved – do not u erved – do not u	se se			very 4 years)			
bit 9-8		1:0>: Alarm Val	-						
		11N VD 1NTH emented : <u>0>:</u> EC IR IR							
bit 7-0	ARPT<7:0>: Alarm Repeat Counter Value bits								
		Alarm will rep							
	•								
		Alarm will not decrements on		nt; it is prevent	ted from rolling	over from 00h	to FFh unless		

REGISTER 16-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

16.2.5 RTCVAL REGISTER MAPPINGS

REGISTER 16-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | • | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 16-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	— MTHTEN0		MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.
- bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **DAYTEN<1:0>:** Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
- bit 3-0 **DAYONE<3:0>:** Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

19.1 A/D Control Registers

The 12-bit A/D Converter module uses up to 43 registers for its operation. All registers are mapped in the data memory space.

19.1.1 CONTROL REGISTERS

Depending on the specific device, the module has up to eleven control and status registers:

- AD1CON1: A/D Control Register 1
- AD1CON2: A/D Control Register 2
- AD1CON3: A/D Control Register 3
- AD1CON5: A/D Control Register 5
- AD1CHS: A/D Sample Select Register
- AD1CHITH and AD1CHITL: A/D Scan Compare Hit Registers
- AD1CSSH and AD1CSSL: A/D Input Scan Select Registers
- AD1CTMENH and AD1CTMENL: CTMU Enable Registers

The AD1CON1, AD1CON2 and AD1CON3 registers (Register 19-1, Register 19-2 and Register 19-3) control the overall operation of the A/D module. This includes enabling the module, configuring the conversion clock and voltage reference sources, selecting the sampling and conversion Triggers, and manually controlling the sample/convert sequences. The AD1CON5 register (Register 19-4) specifically controls features of the Threshold Detect operation, including its function in power-saving modes.

The AD1CHS register (Register 19-5) selects the input channels to be connected to the S/H amplifier. It also allows the choice of input multiplexers and the selection of a reference source for differential sampling.

The AD1CHITH and AD1CHITL registers (Register 19-6 and Register 19-7) are semaphore registers used with Threshold Detect operations. The status of individual bits, or bit pairs in some cases, indicates if a match condition has occurred. AD1CHITL is always implemented, whereas AD1CHITH may not be implemented in devices with 16 or fewer channels.

The AD1CSSH/L registers (Register 19-8 and Register 19-9) select the channels to be included for sequential scanning.

The AD1CTMENH/L registers (Register 19-10 and Register 19-11) select the channel(s) to be used by the CTMU during conversions. Selecting a particular channel allows the A/D Converter to control the CTMU (particularly, its current source) and read its data through that channel. AD1CTMENL is always implemented, whereas AD1CTMENH may not be implemented in devices with 16 or fewer channels.

19.1.2 A/D RESULT BUFFERS

The module incorporates a multi-word, dual port buffer, called ADC1BUFx. Each of the locations is mapped into the data memory space and is separately addressable. The buffer locations are referred to as ADC1BUF0 through ADC1BUFx (x = up to 17).

The A/D result buffers are both readable and writable. When the module is active (AD1CON<15> = 1), the buffers are read-only and store the results of A/D conversions. When the module is inactive (AD1CON<15> = 0), the buffers are both readable and writable. In this state, writing to a buffer location programs a conversion threshold for Threshold Detect operations.

Buffer contents are not cleared when the module is deactivated with the ADON bit (AD1CON1<15>). Conversion results and any programmed threshold values are maintained when ADON is set or cleared.

21.0 DUAL OPERATIONAL AMPLIFIER MODULE


Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Operational Amplifier (Op Amp)"* (DS30505). Device-specific information in this data sheet supersedes the information in the *"PIC24F Family Reference Manual"*.

PIC24FV16KM204 family devices include two operational amplifiers to complement the microcontroller's other analog features. They may be used to provide analog signal conditioning, either as stand-alone devices or in addition to other analog peripherals. The two op amps are functionally identical; the block diagram for a single amplifier is shown in Figure 21-1. Each op amp has these features:

- · Internal unity-gain buffer option
- Multiple input options each on the inverting and non-inverting amplifier inputs
- · Rail-to-rail input and output capabilities
- User-selectable option for regular or low-power operation
- User-selectable operation in Idle and Sleep modes

When using the op amps, it is recommended to set the ANSx and TRISx bits of both the input and output pins to configure them as analog pins. See **Section 11.2 "Configuring Analog Port Pins"** for more information.





REGISTER 22-1: CMxCON: COMPARATOR x CONTROL REGISTERS (CONTINUED)

- bit 2 Unimplemented: Read as '0'
- bit 1-0 **CCH<1:0>:** Comparator x Channel Select bits
 - 11 = Inverting input of the comparator connects to BGBUF1⁽¹⁾
 - 10 = Inverting input of the comparator connects to the CxIND pin
 - 01 = Inverting input of the comparator connects to the CxINC pin
 - 00 = Inverting input of the comparator connects to the CxINB pin
- **Note 1:** BGBUF1 voltage is configured by BUFREF1<1:0> (BUFCON0<1:0>).
 - 2: If the EVPOL<1:0> bits are set to a value other than '00', the first interrupt generated will occur on any transition of COUT. Subsequent interrupts will occur based on the EVPOLx bits setting.

REGISTER 22-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
CMIDL	—	—	—	— C3EVT ⁽¹		C2EVT ⁽¹⁾	C1EVT
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
—	—	—	—	—	C3OUT ⁽¹⁾	C2OUT ⁽¹⁾	C1OUT
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown			

bit 15	CMIDL: Comparator x Stop in Idle Mode bit
	 1 = Comparator interrupts are disabled in Idle mode; enabled comparators remain operational 0 = Continues operation of all enabled comparators in Idle mode
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only) ⁽¹⁾
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only) ⁽¹⁾
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only) ⁽¹⁾
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only) ⁽¹⁾
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).
Note 1:	Comparator 2 and Comparator 3 are only available on PIC24F(V)16KM2XX devices.

REGISTER 24-2: CTMUCON1H: CTMU CONTROL 1 HIGH REGISTER (CONTINUED)

- bit 6 EDG2POL: Edge 2 Polarity Select bit 1 = Edge 2 is programmed for a positive edge 0 = Edge 2 is programmed for a negative edge bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = Edge 2 source is the Comparator 3 output 1110 = Edge 2 source is the Comparator 2 output 1101 = Edge 2 source is the Comparator 1 output 1100 = Unimplemented; do not use 1011 = Edge 2 source is CLC1 1010 = Edge 2 source is the MCCP2 Compare Event (CCP2IF) 1001 = Unimplemented; do not use 1000 = Edge 2 source is CTED13 0111 = Edge 2 source is CTED12 0110 = Edge 2 source is CTED11⁽²⁾ 0101 = Edge 2 source is CTED10 0100 = Edge 2 source is CTED9⁽²⁾ 0011 = Edge 2 source is CTED1 0010 = Edge 2 source is CTED2 0001 = Edge 2 source is the MCCP1 Compare Event (CCP1IF) 0000 = Edge 2 source is Timer1
- bit 1-0 Unimplemented: Read as '0'
- Note 1: Edge sources, CTED7 and CTED8, are not available on 28-pin and 20-pin devices.
 - 2: Edge sources, CTED3, CTED9 and CTED11, are not available on 20-pin devices.

DC CH	ARACTE	RISTICS	Standard Op	•	ditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Comments
	GBWP	Gain Bandwidth	—	5	_	MHz	SPDSEL = 1
		Product	_	0.5	_	MHz	SPDSEL = 0
	SR	Slew Rate	_	1.2	—	V/µs	SPDSEL = 1
			—	0.3	—	V/µs	SPDSEL = 0
	AOL	DC Open-Loop Gain	—	90	—	dB	
	VIOFF	Input Offset Voltage	—	±2	±10	mV	
	VIBC	Input Bias Current	—	—	_	nA	(Note 1)
	VICM	Common-Mode Input Voltage Range	AVss	—	AVdd	V	
	CMRR	Common-Mode Rejection Ratio	—	60	—	db	
	PSRR Power Supply Rejection Ratio		—	60	—	dB	
	Vor	Output Voltage Range	AVss + 200	AVss + 5 to Avdd – 5	AVDD - 200	mV	0.5V input overdrive, no output loading

TABLE 27-17: OPERATIONAL AMPLIFIER SPECIFICATIONS

Note 1: The op amps use CMOS input circuitry with negligible input bias current. The maximum "effective bias current" is the I/O pin leakage specified by electrical Parameter DI50.




FIGURE 27-13: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\operatorname{SSx}}\downarrow$ to SCKx \downarrow or SCKx \uparrow Input		3 Тсү		ns	
70A	TssL2WB	SSx to Write to SSPxBUF		3 TCY	_	ns	
71	TscH	SCKx Input High Time (Slave mode)	Continuous	1.25 Tcy + 30	_	ns	
71A			Single Byte	40	_	ns	(Note 1)
72	TscL	SCKx Input Low Time (Slave mode)	Continuous	1.25 Tcy + 30	_	ns	
72A			Single Byte	40	_	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx	20	_	ns		
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clo	ck Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge		40	_	ns	
75	TDOR	SDOx Data Output Rise Time	Rise Time		25	ns	
76	TDOF	SDOx Data Output Fall Time	tput Fall Time		25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	50	ns		
80	TSCH2DOV, TSCL2DOV	SDOx Data Output Valid After SCKx Ed	—	50	ns		
83	TscH2ssH, TscL2ssH	SSx ↑ After SCKx Edge	1.5 Tcy + 40	_	ns		
	Fsck	SCKx Frequency	_	10	MHz		


TABLE 27-31: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Note 1: Requires the use of Parameter 73A.

2: Only if Parameters 71A and 72A are used.

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension Limits		MIN	NOM	MAX		
Number of Pins	Ν		20			
Pitch	е	0.65 BSC				
Overall Height	А	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	_	_		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	6.90	7.20	7.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	с	0.09	_	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.22	-	0.38		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B