

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Obsolete |
|----------------------------|------------------------------------------------------------------------------|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LVD, POR, PWM, WDT |
| Number of I/O | 38 |
| Program Memory Size | 16KB (5.5K × 24) |
| Program Memory Type | FLASH |
| EEPROM Size | 512 x 8 |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 22x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24f16km104-e-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-25: A/D REGISTER MAP

| | | | | | - | | | | | 1 | | | r | 1 | 1 | 1 | | |
|-----------|-------|---------|--------------------------------------------------------------------------------------------|---------|---------|----------|---------------|------------|-----------------------|-------------------------|-----------------------|-----------------------|------------------------|------------------------|---------|---------|---------|---------------|
| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| ADC1BUF0 | 300h | | | | | A/D D | ata Buffer 0 | /Threshold | for Channel 0 | Threshold for | Channel 0 & 1 | 2 in Window | Compare | | | | | xxxx |
| ADC1BUF1 | 302h | | | | | A/D D | ata Buffer 1 | /Threshold | for Channel 1 | Threshold for | Channel 1 & 1 | 3 in Window | Compare | | | | | xxxx |
| ADC1BUF2 | 304h | | | | | A/D D | ata Buffer 2 | /Threshold | for Channel 2 | Threshold for | Channel 2 & 1 | 4 in Window | Compare | | | | | xxxx |
| ADC1BUF3 | 306h | | | | | A/D D | ata Buffer 3 | /Threshold | for Channel 3 | Threshold for | Channel 3 & 1 | 5 in Window | Compare | | | | | xxxx |
| ADC1BUF4 | 308h | | | | | A/D D | ata Buffer 4 | /Threshold | for Channel 4 | Threshold for | Channel 4 & 1 | 6 in Window | Compare | | | | | xxxx |
| ADC1BUF5 | 30Ah | | | | | A/D D | ata Buffer 5 | /Threshold | for Channel 5/ | Threshold for | Channel 5 & 1 | 7 in Window | Compare | | | | | XXXX |
| ADC1BUF6 | 30Ch | | | | | A/D D | ata Buffer 6 | /Threshold | for Channel 6 | Threshold for | Channel 6 & 1 | 8 in Window | Compare | | | | | xxxx |
| ADC1BUF7 | 30Eh | | A/D Data Buffer 7/Threshold for Channel 7/Threshold for Channel 7 & 19 in Window Compare | | | | | | | | | | | | | | | |
| ADC1BUF8 | 310h | | A/D Data Buffer 8/Threshold for Channel 8/Threshold for Channel 8 & 20 in Window Compare | | | | | | | | | | | | | | | |
| ADC1BUF9 | 312h | | A/D Data Buffer 9/Threshold for Channel 9/Threshold for Channel 9 & 21 in Window Compare | | | | | | | | | | | | | | | |
| ADC1BUF10 | 314h | | | | | A/D Dat | a Buffer 10/ | Threshold | for Channel 10 | /Threshold for | Channel 10 & | 22 in Window | v Compare | | | | | xxxx |
| ADC1BUF11 | 316h | | | | | A/D Dat | ta Buffer 11/ | Threshold | for Channel 11 | /Threshold for | Channel 11 & | 23 in Windov | v Compare | | | | | XXXX |
| ADC1BUF12 | 318h | | | | | A/D Da | ta Buffer 12 | /Threshold | for Channel 1 | 2/Threshold fo | r Channel 0 & | 12 in Window | / Compare | | | | | xxxx |
| ADC1BUF13 | 31Ah | | | | | A/D Da | ta Buffer 13 | /Threshold | for Channel 1 | 3/Threshold fo | r Channel 1 & | 13 in Window | / Compare | | | | | xxxx |
| ADC1BUF14 | 31Ch | | A/D Data Buffer 14/Threshold for Channel 14/Threshold for Channel 2 & 14 in Window Compare | | | | | | | | | | | | | | | |
| ADC1BUF15 | 31Eh | | A/D Data Buffer 15/Threshold for Channel 15/Threshold for Channel 3 & 15 in Window Compare | | | | | | | | | | | | | | | |
| ADC1BUF16 | 320h | | A/D Data Buffer 16/Threshold for Channel 16/Threshold for Channel 4 & 16 in Window Compare | | | | | | | | | | | | | | | |
| ADC1BUF17 | 322h | | | | | A/D Da | ta Buffer 17 | /Threshold | for Channel 1 | 7/Threshold fo | r Channel 5 & | 17 in Window | / Compare | | | | | XXXX |
| ADC1BUF18 | 324h | | | | | A/D Da | ta Buffer 18 | /Threshold | for Channel 1 | 8/Threshold fo | r Channel 6 & | 18 in Window | / Compare | | | | | xxxx |
| ADC1BUF19 | 326h | | | | | A/D Da | ta Buffer 19 | /Threshold | for Channel 1 | 9/Threshold fo | r Channel 7 & | 19 in Window | / Compare | | | | | xxxx |
| ADC1BUF20 | 328h | | | | | A/D Da | ta Buffer 20 | /Threshold | for Channel 2 | 0/Threshold fo | r Channel 8 & | 20 in Window | / Compare | | | | | xxxx |
| ADC1BUF21 | 32Ah | | | | | A/D Da | ta Buffer 21 | /Threshold | for Channel 2 | 1/Threshold fo | r Channel 9 & | 21 in Window | / Compare | | | | | xxxx |
| ADC1BUF22 | 32Ch | | | | | A/D Dat | a Buffer 22/ | Threshold | for Channel 22 | /Threshold for | Channel 10 & | 22 in Window | v Compare | | | | | xxxx |
| ADC1BUF23 | 32Eh | | | | | A/D Dat | a Buffer 23/ | Threshold | for Channel 23 | 3/Threshold for | Channel 11 & | 23 in Window | v Compare | | | | | xxxx |
| AD1CON1 | 340h | ADON | - | ADSIDL | _ | _ | MODE12 | FORM1 | FORM0 | SSRC3 | SSRC2 | SSRC1 | SSRC0 | _ | ASAM | SAMP | DONE | 0000 |
| AD1CON2 | 342h | PVCFG1 | PVCFG0 | NVCFG0 | _ | BUFREGEN | CSCNA | _ | _ | BUFS | SMPI4 | SMPI3 | SMPI2 | SMPI1 | SMPI0 | BUFM | ALTS | 0000 |
| AD1CON3 | 344h | ADRC | EXTSAM | _ | SAMC4 | SAMC3 | SAMC2 | SAMC1 | SAMC0 | ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 | 0000 |
| AD1CHS | 348h | CH0NB2 | CH0NB1 | CH0NB0 | CH0SB4 | CH0SB3 | CH0SB2 | CH0SB1 | CH0SB0 | CH0NA2 | CH0NA1 | CH0NA0 | CH0SA4 | CH0SA3 | CH0SA2 | CH0SA1 | CH0SA0 | 0000 |
| AD1CSSH | 34Eh | _ | CSS30 | CSS29 | CSS28 | CSS27 | CSS26 | _ | _ | CSS23 | CSS22 | CSS21 | CSS20 ⁽¹⁾ | CSS19 ⁽¹⁾ | CSS18 | CSS17 | CSS16 | 0000 |
| AD1CSSL | 350h | CSS15 | CSS14 | CSS13 | CSS12 | CSS11 | CSS10 | CSS9 | CSS8 ^(1,2) | CSS7 ^(1,2) | CSS6 ^(1,2) | CSS5 ⁽¹⁾ | CSS4 | CSS3 | CSS2 | CSS1 | CSS0 | 0000 |
| AD1CON5 | 354h | ASEN | LPEN | CTMREQ | BGREQ | r | _ | ASINT1 | ASINT0 | _ | _ | _ | _ | WM1 | WM0 | CM1 | CM0 | 0000 |
| AD1CHITH | 356h | _ | _ | _ | _ | _ | _ | _ | _ | CHH23 | CHH22 | CHH21 | CHH20 ⁽¹⁾ | CHH19 ⁽¹⁾ | CHH18 | CHH17 | CHH16 | 0000 |
| AD1CHITL | 358h | CHH15 | CHH14 | CHH13 | CHH12 | CHH11 | CHH10 | CHH9 | CHH8 ^(1,2) | CHH7 ^(1,2) | CHH6 ^(1,2) | CHH5 ⁽¹⁾ | CHH4 | CHH3 | CHH2 | CHH1 | CHH0 | 0000 |
| AD1CTMENH | 360h | — | — | — | — | — | _ | _ | _ | CTMEN23 | CTMEN22 | CTMEN21 | CTMEN20 ⁽¹⁾ | CTMEN19 ⁽¹⁾ | CTMEN18 | CTMEN17 | CTMEN16 | 0000 |
| AD1CTMENL | 362h | CTMEN15 | CTMEN14 | CTMEN13 | CTMEN12 | CTMEN11 | CTMEN10 | CTMEN9 | CTMEN8((1,2) | CTMEN7 ^(1,2) | CTMEN6(1,2) | CTMEN5 ⁽¹⁾ | CTMEN4 | CTMEN3 | CTMEN2 | CTMEN1 | CTMEN0 | 0000 |

 $\label{eq:Legend: Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition, r = reserved.$

Note 1: These bits are not implemented in 20-pin devices.

2: These bits are not implemented in 28-pin devices.

5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Flash programming, refer to the "PIC24F Family Reference Manual", "Program Memory" (DS39715).

The PIC24FV16KM204 family of devices contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable when operating with VDD over 1.8V.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FXXXXX device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear/Program Mode Entry Voltage (MCLR/VPP). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or custom firmware to be programmed. Run-Time Self-Programming (RTSP) is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 32 instructions (96 bytes) at a time, and erase program memory in blocks of 32, 64 and 128 instructions (96,192 and 384 bytes) at a time.

The NVMOP<1:0> (NVMCON<1:0>) bits decide the erase block size.

5.1 Table Instructions and Flash Programming

Regardless of the method used, Flash memory programming is done with the Table Read and Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as depicted in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





| R/W-0 | R-0, HSC | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|---------------|------------------------------------|---------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------------------|-----------------|--------|
| ALTIVT | DISI | | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | <u> </u> | | | INT2EP | INT1EP | INT0EP |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | HSC = Hardw | are Settable/C | learable bit | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimplem | nented bit, read | l as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | iown |
| | | | | | | | |
| bit 15 | ALTIVT: Enat | ole Alternate Inf | errupt Vector 7 | able bit | | | |
| | 1 = Uses Alte 0 = Uses stan | rnate Interrupt | Vector Table (Annuel Annuel Vector Netronal Ne | AIVT) r Table (IVT) | | | |
| bit 14 | DISI: DISI In | struction Status | s bit | () | | | |
| | 1 = DISI inst 0 = DISI inst | ruction is active ruction is not a | e ctive | | | | |
| bit 13-3 | Unimplemen | ted: Read as 'o |)' | | | | |
| bit 2 | INT2EP: Exte | ernal Interrupt 2 | Edge Detect F | Polarity Select b | oit | | |
| | 1 = Interrupt i 0 = Interrupt i | s on the negati s on the positiv | ve edge e edge | | | | |
| bit 1 | INT1EP: Exte | ernal Interrupt 1 | Edge Detect F | Polarity Select b | oit | | |
| | 1 = Interrupt i 0 = Interrupt i | s on the negati s on the positiv | ve edge e edge | | | | |
| bit 0 | INTOEP: Exte | ernal Interrupt 0 | Edge Detect F | Polarity Select b | oit | | |
| | 1 = Interrupt i 0 = Interrupt i | s on the negati s on the positiv | ve edge e edge | | | | |

REGISTER 8-4: INTCON2: INTERRUPT CONTROL REGISTER 2

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 | | | | | | |
|-------------------------------------------------------------------------------------|------------------------------------------------------------|--------------------------------------------------------------|------------------|------------------|------------------|--------------------|---------|--|--|--|--|--|--|
| _ | CCT1IP2 | CCT1IP1 | CCT1IP0 | _ | CCP4IP2 | CCP4IP1 | CCP4IP0 | | | | | | |
| bit 15 | • | | | | | | bit 8 | | | | | | |
| | | | | | | | | | | | | | |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | | | | | | |
| | CCP3IP2 | CCP3IP1 | CCP3IP0 | — | | | _ | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | | | |
| | | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | | |
| R = Readab | ole bit | W = Writable | bit | U = Unimple | mented bit, read | d as '0' | | | | | | | |
| -n = Value a | at POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unknown | | | | | | | |
| | | | | | | | | | | | | | |
| bit 15 | Unimplemer | ted: Read as ' | 0' | | | | | | | | | | |
| bit 14-12 CCT1IP<2:0>: Capture/Compare 1 Timer Interrupt Priority bits | | | | | | | | | | | | | |
| | 111 = Interru | pt is Priority 7 (| highest priority | y interrupt) | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | 001 = Interru | pt is Priority 1 | | | | | | | | | | | |
| | 000 = Interru | pt source is dis | abled | | | | | | | | | | |
| bit 11 | Unimplemer | ted: Read as ' | 0' | | | | | | | | | | |
| bit 10-8 | CCP4IP<2:0 | CCP4IP<2:0>: Capture/Compare 4 Event Interrupt Priority bits | | | | | | | | | | | |
| | 111 = Interrupt is Priority 7 (highest priority interrupt) | | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | 001 = Interru | pt is Priority 1 | | | | | | | | | | | |
| | 000 = Interru | pt source is dis | abled | | | | | | | | | | |
| bit 7 | Unimplemer | ted: Read as ' | 0' | | | | | | | | | | |
| bit 6-4 | CCP3IP<2:0 | >: Capture/Con | npare 3 Event | Interrupt Priori | ty bits | | | | | | | | |
| | 111 = Interru | pt is Priority 7 (| highest priorit | y interrupt) | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • 001 = Interru | nt is Priority 1 | | | | | | | | | | | |
| | 000 = Interru | pt source is dis | abled | | | | | | | | | | |
| bit 3-0 | Unimplemer | ted: Read as ' | 0' | | | | | | | | | | |
| | | | | | | | | | | | | | |

REGISTER 8-20: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | | | | | |
|--------------|------------------------------------------------------------|------------------------------------------------------------|------------------|------------------|------------------|-----------------|----------------|--|--|--|--|--|
| _ | NVMIP2 | NVMIP1 | NVMIP0 | — | — | — | _ | | | | | |
| bit 15 | | | | | | | bit 8 | | | | | |
| | D 444 4 | D 444 0 | D #44.0 | | D 444 4 | D 444 0 | D 444 0 | | | | | |
| 0-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 | | | | | |
| | AD1IP2 | AD1IP1 | AD1IP0 | _ | U1TXIP2 | U11XIP1 | | | | | | |
| | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimpler | nented bit, read | l as '0' | | | | | | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown | | | | | |
| | | | | | | | | | | | | |
| bit 15 | Unimplemen | ted: Read as ' | 0' | | | | | | | | | |
| bit 14-12 | NVMIP<2:0>: | NVM Interrup | t Priority bits | | | | | | | | | |
| | | | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | 001 = Interru | pt is Priority 1 | | | | | | | | | | |
| | 000 = Interru | pt source is dis | abled | | | | | | | | | |
| bit 11-7 | Unimplemen | ted: Read as ' | 0' | | | | | | | | | |
| bit 6-4 | AD1IP<2:0>: | D1IP<2:0>: A/D Conversion Complete Interrupt Priority bits | | | | | | | | | | |
| | 111 = Interrupt is Priority 7 (highest priority interrupt) | | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | 001 = Interru | pt is Priority 1 | | | | | | | | | | |
| | 000 = Interru | pt source is dis | abled | | | | | | | | | |
| bit 3 | Unimplemen | ted: Read as ' | 0' | | | | | | | | | |
| bit 2-0 | U1TXIP<2:0> | UART1 Trans | smitter Interrup | ot Priority bits | | | | | | | | |
| | 111 = Interru | pt is Priority 7 (| highest priority | / interrupt) | | | | | | | | |
| | • | | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | • 001 - Informu | nt is Driarity 1 | | | | | | | | | | |
| | 001 - interrup | puis Fliulity I of source is dis | abled | | | | | | | | | |

REGISTER 8-22: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

REGISTER 8-33: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | |
|---------------|------------|-----------------------------------------------------------------------|-----|------------------------------------|----------|-----------------|--------------------|--|--|--|--|--|
| — | — | — | — | — | — | — | — | | | | | |
| bit 15 | | | | | | | bit 8 | | | | | |
| | | | | | | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 | | | | | |
| _ | — | — | _ | — | ULPWUIP2 | ULPWUIP1 | ULPWUIP0 | | | | | |
| bit 7 | | | | | | | bit 0 | | | | | |
| | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimplemented bit, read as '0' | | | | | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | c = Bit is unknown | | | | | |
| | | | | | | | | | | | | |
| bit 15-3 | Unimplemen | ted: Read as ' |)' | | | | | | | | | |
| bit 2-0 | ULPWUIP<2: | bit 2-0 ULPWUIP<2:0>: Ultra Low-Power Wake-up Interrupt Priority bits | | | | | | | | | | |

111 = Interrupt is Priority 7 (highest priority interrupt)

- •
- 001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 8-34: IPC24: INTERRUPT PRIORITY CONTROL REGISTER 24

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-----|-----|-----|-----|-----|-----|-------|
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
|-------|---------|---------|---------|-----|---------|---------|---------|
| — | CLC2IP2 | CLC2IP1 | CLC2IP0 | — | CLC1IP2 | CLC1IP1 | CLC1IP0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | | | | | | |
|-------------------|------------------|-----------------------------|--------------------|--|--|--|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' | | | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | | | | |

| bit 15-7 | Unimplemented: Read as '0' |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| bit 6-4 | CLC2IP<2:0>: CLC2 Interrupt Priority bits |
| | 111 = Interrupt is Priority 7 (highest priority interrupt) |
| | • |
| | • |
| | • |
| | 001 = Interrupt is Priority 1 |
| | 000 = Interrupt source is disabled |
| hit 2 | Unimplemented: Read as '0' |
| DIUS | Unimplemented. Read as 0 |
| bit 2-0 | CLC1IP<2:0>: CLC1 Interrupt Priority bits |
| bit 3-0 | CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) |
| bit 2-0 | CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) |
| bit 2-0 | CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • |
| bit 2-0 | CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • |
| bit 2-0 | CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • • • • • • • • • • • |

12.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on timers, refer to the "PIC24F Family Reference Manual", "Timers" (DS39704).

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC) or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation During CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 12-1 illustrates a block diagram of the 16-bit Timer1 module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the Timer1 Interrupt Enable bit, T1IE. Use the Timer1 Interrupt Priority bits, T1IP<2:0>, to set the interrupt priority.



'1' = Bit is set

REGISTER 14-8: SSPxADD: MSSPx SLAVE ADDRESS/BAUD RATE GENERATOR REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------------|----------------------------------------------------------------------|-------|-------|-------|-------|-------|-------|
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| ADD7 | ADD6 | ADD5 | ADD4 | ADD3 | ADD2 | ADD1 | ADD0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | | | |

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

-n = Value at POR

 bit 7-0
 ADD<7:0>: Slave Address/Baud Rate Generator Value bits

 SPI Master and I²C™ Master modes:
 Reload value for the Baud Rate Generator. Clock period is (([SPxADD] + 1) * 2)/Fosc.

 I²C Slave modes:
 Represents 7 or 8 bits of the slave address, depending on the addressing mode used:

 7-Bit mode:
 Address is ADD<7:1>; ADD<0> is ignored.

 10-Bit LSb mode:
 ADD<7:0> are the Least Significant bits of the address.

 10-Bit MSb mode:
 ADD<2:1> are the two Most Significant bits of the address; ADD<7:3> are always '11110' as a specification requirement; ADD<0> is ignored.

REGISTER 14-9: SSPxMSK: I²C[™] SLAVE ADDRESS MASK REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-----|-----|-----|-----|-----|-----|-------|
| _ | _ | — | — | — | — | — | |
| bit 15 | | | | | | | bit 8 |

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|---------------------|
| MSK7 | MSK6 | MSK5 | MSK4 | MSK3 | MSK2 | MSK1 | MSK0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-8 | Unimplemented: Read as '0' |
|----------|---------------------------------------------------------|
| bit 7-0 | MSK<7:0>: Slave Address Mask Select bits ⁽¹⁾ |
| | 1 = Masking of corresponding bit of SSPxADD is enabled |
| | 0 = Masking of corresponding bit of SSPxADD is disabled |

Note 1: MSK0 is not used as a mask bit in 7-bit addressing.

16.3 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value, loaded into the lower half of RCFGCAL, is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.
- 3. a) If the oscillator is faster than ideal (negative result from Step 2), the RCFGCAL register value must be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

b) If the oscillator is slower than ideal (positive result from Step 2), the RCFGCAL register value must be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

EQUATION 16-1:

| (Ideal Frequency [†] – Measured Frequency) * |
|-------------------------------------------------------|
| 60 = Clocks per Minute |
| † Ideal Frequency = 32,768 Hz |

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse, except when SECONDS = 00, 15, 30 or 45. This is due to the auto-adjust of the RTCC at 15 second intervals.

Note: It is up to the user to include, in the error value, the initial error of the crystal: drift due to temperature and drift due to crystal aging.

16.4 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>)
- One-time alarm and repeat alarm options are available

16.4.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 16-2, the interval selection of the alarm is configured through the AMASKx bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPTx bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled, and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPTx bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPTx bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

16.4.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a Trigger clock to other peripherals.

Note: Changing any of the registers, other than the RCFGCAL and ALCFGRPT registers, and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0.

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 |
|--------------------------------------------------------------------|-----------------------------------|-------------------------|-------------------------------|--------------------|-------------------|------------------|--------------|
| DACEN | J | DACSIDL | DACSLP | DACFM | — | SRDIS | DACTRIG |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| DACOE | E DACTSEL4 | DACTSEL3 | DACTSEL2 | DACTSEL1 | DACTSEL0 | DACREF1 | DACREF0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' | | | | | | | |
| -n = Value | at POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15 | DACEN: DAC | Cx Enable bit | | | | | |
| | 1 = Module is 0 = Module is | s enabled s disabled | | | | | |
| bit 14 | Unimplemen | ted: Read as ' |)' | | | | |
| bit 13 | | ACx Stop in Idle | Mode bit | | | | |
| bit to | 1 = Discontin | ues module op | eration when o | device enters lo | lle mode | | |
| | 0 = Continue | s module opera | ation in Idle mo | ode | | | |
| bit 12 | DACSLP: DA | Cx Enable Per | ipheral During | Sleep bit | | | |
| | 1 = DACx co | ntinues to outp | ut the most red | ent value of DA | ACxDAT during | Sleep mode | |
| | 0 = DACx is | powered down | in Sleep mode | ; DACxOUT pi | n is controlled b | by the TRISx a | nd LATx bits |
| bit 11 | DACFM: DAC | Cx Data Format | Select bit | | | | |
| | 1 = Data is le 0 = Data is ric | tt justified (data | stored in DAC | XDAI < 15:8>) | | | |
| bit 10 | Unimplemen | ted: Read as ' | מ פוטוכט ווו ש <i>ר</i> ז' | $(O,DAT(1,0^{2}))$ | | | |
| bit 9 | SRDIS: Soft F | Reset Disable h | , hit | | | | |
| bit 0 | 1 = DACxCO | N and DACxD | AT SFRs reset | only on a POR | or BOR Reset | | |
| | 0 = DACxCC | N and DACxD | AT SFRs reset | on any type of | device Reset | | |
| bit 8 | DACTRIG: D | ACx Trigger Inp | out Enable bit | | | | |
| | 1 = Analog o | utput value upo | lates when the | selected (by D | ACTSEL<4:0> |) event occurs | |
| | 0 = Analog o | utput value upo | lates as soon a | as DACxDAT is | written (DAC 1 | rigger is ignor | ed) |
| bit 7 | DACOE: DAG | Cx Output Enab | le bit | | | | |
| | 1 = DACx out | put pin is enab | led and driven | on the DACxO | UT pin | or poriphorals | only |
| | | put pin is disab | IEU, DAGX OUL | put is available | internally to oth | iei periprierais | only |
| Note 1: | BGBUF1 voltage | is configured b | y BUFREF<1: | 0> (BUFCON0< | <1:0>). | | |

REGISTER 20-1: DACxCON: DACx CONTROL REGISTER

REGISTER 20-1: DACxCON: DACx CONTROL REGISTER (CONTINUED)

- bit 6-2 DACTSEL<4:0>: DACx Trigger Source Select bits
 - 11101-11111 = Unused 11100 = CTMU 11011 = A/D 11010 = Comparator 3 11001 = Comparator 2 11000 = Comparator 1 10011 to 10111 = Unused 10010 = CLC2 output 10001 = CLC1 output 01100 to 10000 = Unused 01011 = Timer1 Sync output 01010 = External Interrupt 2 01001 = External Interrupt 1 01000 = External Interrupt 0 0011x = Unused 00101 = MCCP5 or SCCP5 Sync output 00100 = MCCP4 or SCCP4 Sync output 00011 = MCCP3 or SCCP3 Sync output 00010 = MCCP2 or SCCP2 Sync output 00001 = MCCP1 or SCCP1 Sync output 00000 = Unused DACREF<1:0>: DACx Reference Source Select bits 11 = Internal Band Gap Buffer 1 (BGBUF1)⁽¹⁾
 - 10 = AVDD

bit 1-0

- 01 = DVREF+
- 00 = Reference is not connected (lowest power but no DAC functionality)
- **Note 1:** BGBUF1 voltage is configured by BUFREF<1:0> (BUFCON0<1:0>).

REGISTER 24-2: CTMUCON1H: CTMU CONTROL 1 HIGH REGISTER (CONTINUED)

- bit 6 EDG2POL: Edge 2 Polarity Select bit 1 = Edge 2 is programmed for a positive edge 0 = Edge 2 is programmed for a negative edge bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = Edge 2 source is the Comparator 3 output 1110 = Edge 2 source is the Comparator 2 output 1101 = Edge 2 source is the Comparator 1 output 1100 = Unimplemented; do not use 1011 = Edge 2 source is CLC1 1010 = Edge 2 source is the MCCP2 Compare Event (CCP2IF) 1001 = Unimplemented; do not use 1000 = Edge 2 source is CTED13 0111 = Edge 2 source is CTED12 0110 = Edge 2 source is CTED11⁽²⁾ 0101 = Edge 2 source is CTED10 0100 = Edge 2 source is CTED9⁽²⁾ 0011 = Edge 2 source is CTED1 0010 = Edge 2 source is CTED2 0001 = Edge 2 source is the MCCP1 Compare Event (CCP1IF) 0000 = Edge 2 source is Timer1
- bit 1-0 Unimplemented: Read as '0'
- Note 1: Edge sources, CTED7 and CTED8, are not available on 28-pin and 20-pin devices.
 - 2: Edge sources, CTED3, CTED9 and CTED11, are not available on 20-pin devices.

REGISTER 24-3: CTMUCON2L: CTMU CONTROL 2 LOW REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------------|-----------------------------|--------------------|------------------|------------------|-----------------|-------------------|-------------|
| _ | | | _ | _ | | | |
| bit 15 | | | | | · | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | — | IRSTEN | — | DISCHS2 | DISCHS1 | DISCHS0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | ole bit | W = Writable | bit | U = Unimplei | mented bit, rea | d as '0' | |
| -n = Value a | at POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkn | own |
| | | | | | | | |
| bit 15-5 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 4 | IRSTEN: CTM | MU Current So | urce Reset Ena | able bit | | | |
| | 1 = Signal se detect log | elected by the gic | DISCHS<2:0> | bits or the ID | ISSEN control | bit will reset th | e CTMU edge |
| | 0 = CTMU ed | dge detect logic | c will not occur | | | | |
| bit 3 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 2-0 | DISCHS<2:0 | >: Discharge S | ource Select b | its | | | |
| | 111 = CLC2 (| output | | | | | |
| | 110 = CLC1 (| output | | | | | |
| | 101 = Reserv | /ed; do not use | | | | | |
| | 100 = A/D en | d of conversion | n signal | | | | |
| | 011 = SCCP | 5 auxiliary outp | ut | | | | |

- 110 = MCCP2 auxiliary output 001 = MCCP1 auxiliary output
- 000 = No discharge source selected, use the IDISSEN bit

NOTES:

27.1 DC Characteristics





FIGURE 27-2: PIC24F16KM204 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)



TABLE 27-1: THERMAL OPERATING CONDITIONS

| Rating | Symbol | Min | Тур | Max | Unit |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|-----|-------------|------|------|
| Operating Junction Temperature Range | TJ | -40 | — | +140 | °C |
| Operating Ambient Temperature Range | TA | -40 | — | +125 | °C |
| $\begin{array}{l} \mbox{Power Dissipation} \\ \mbox{Internal Chip Power Dissipation:} \\ \mbox{PINT} = \mbox{VDD } x \ (\mbox{IDD} - \Sigma \ \mbox{IOH}) \\ \mbox{I/O Pin Power Dissipation:} \\ \mbox{PI/O} = \Sigma \ (\{\mbox{VDD} - \mbox{VOH} \} \ x \ \mbox{IOH}) + \Sigma \ (\mbox{VOL } x \ \mbox{IOL}) \end{array}$ | PD | | Pint + Pi/c |) | W |
| Maximum Allowed Power Dissipation | PDMAX | (| TJ — TA)/θJ | A | W |

TABLE 27-2: THERMAL PACKAGING CHARACTERISTICS

| Characteristic | Symbol | Тур | Max | Unit | Notes |
|------------------------------------------|--------|------|-----|------|-------|
| Package Thermal Resistance, 20-Pin PDIP | θJA | 62.4 | — | °C/W | 1 |
| Package Thermal Resistance, 28-Pin SPDIP | θJA | 60 | | °C/W | 1 |
| Package Thermal Resistance, 20-Pin SSOP | θJA | 108 | | °C/W | 1 |
| Package Thermal Resistance, 28-Pin SSOP | θJA | 71 | | °C/W | 1 |
| Package Thermal Resistance, 20-Pin SOIC | θJA | 75 | | °C/W | 1 |
| Package Thermal Resistance, 28-Pin SOIC | θJA | 80.2 | | °C/W | 1 |
| Package Thermal Resistance, 20-Pin QFN | θJA | 43 | | °C/W | 1 |
| Package Thermal Resistance, 28-Pin QFN | θJA | 32 | | °C/W | 1 |
| Package Thermal Resistance, 44-Pin QFN | θJA | 29 | | °C/W | 1 |
| Package Thermal Resistance, 44-Pin TQFP | θJA | 40 | | °C/W | 1 |
| Package Thermal Resistance, 48-Pin UQFN | θJA | 41 | — | °C/W | 1 |

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 27-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHA | | STICS | Standar Operatin | d Operat | t ing Co trature | ondition | s: 1.8V to 3.6V (PIC24F16KMXXX) 2.0V to 5.5V (PIC24FV16KMXXX) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |
|--------------|--------|------------------------------------------------------------------|----------------------------|--------------------|----------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Param No. | Symbol | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| DC10 | Vdd | Supply Voltage | 1.8 | — | 3.6 | V | For PIC24F devices |
| | | | 2.0 | | 5.5 | V | For PIC24FV devices |
| DC12 | Vdr | RAM Data Retention | 1.6 | | — | V | For PIC24F devices |
| | | Voltage ⁽²⁾ | 1.8 | | _ | V | For PIC24FV devices |
| DC16 | VPOR | VDD Start Voltage to Ensure Internal Power-on Reset Signal | Vss | _ | 0.7 | V | |
| DC17 | SVDD | VDD Rise Rate to Ensure Internal Power-on Reset Signal | 0.05 | _ | | V/ms | 0-3.3V in 0.1s 0-2.5V in 60 ms |

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

| DC CH | ARACT | ERISTICS | Standard Op | mperating C | onditions: | 1.8V to 3 2.0V to 5 -40°C ≤ -40°C ≤ | 3.6V (PIC24F16KM204) 5.5V (PIC24FV16KM204) TA \leq +85°C for Industrial TA \leq +125°C for Extended |
|--------------|-------|---------------------------------------------------------------------------------|--------------------|--------------------|------------|----------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|
| Param No. | Sym | Characteristic | Min | Тур ⁽¹⁾ | Max | Units | Conditions |
| | VIL | Input Low Voltage ⁽⁴⁾ | | | | | |
| DI10 | | I/O Pins | Vss | — | 0.2 Vdd | V | |
| DI15 | | MCLR | Vss | _ | 0.2 Vdd | V | |
| DI16 | | OSCI (XT mode) | Vss | — | 0.2 Vdd | V | |
| DI17 | | OSCI (HS mode) | Vss | _ | 0.2 Vdd | V | |
| DI18 | | I/O Pins with I ² C™ Buffer | Vss | — | 0.3 VDD | V | SMBus disabled |
| DI19 | | I/O Pins with SMBus Buffer | Vss | — | 0.8 | V | SMBus enabled |
| | Viн | Input High Voltage ^(4,5) | | | | | |
| DI20 | | I/O Pins: with Analog Functions Digital Only | 0.8 Vdd 0.8 Vdd | | Vdd Vdd | V V | |
| DI25 | | MCLR | 0.8 VDD | | Vdd | V | |
| DI26 | | OSCI (XT mode) | 0.7 Vdd | _ | Vdd | V | |
| DI27 | | OSCI (HS mode) | 0.7 Vdd | _ | Vdd | V | |
| DI28 | | I/O Pins with I ² C Buffer: with Analog Functions Digital Only | 0.7 Vdd 0.7 Vdd | | Vdd Vdd | V V | |
| DI29 | | I/O Pins with SMBus | 2.1 | — | Vdd | V | $2.5V \le V\text{PIN} \le V\text{DD}$ |
| DI30 | ICNPU | CNx Pull-up Current | 50 | 250 | 500 | μA | VDD = 3.3V, VPIN = VSS |
| DI31 | IPU | Maximum Load Current for | — | | 30 | μA | VDD = 2.0V |
| | | w/Internal Pull-up | — | _ | 1000 | μA | VDD = 3.3V |
| | lı∟ | Input Leakage Current ^(2,3) | | | | | |
| D150 | | I/O Ports | — | 0.050 | ±0.100 | μA | $\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\rm in \ at \ high-impedance} \end{split}$ |
| DI51 | | Pins with OAxOUT Functions (RB15 and RB3) | — | 0.100 | ±0.200 | μΑ | $\label{eq:VSS} \begin{split} &V\text{SS} \leq V\text{PIN} \leq V\text{DD}, \\ &\text{Pin at high-impedance} \end{split}$ |

TABLE 27-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 1-4 and Table 1-5 for I/O pin buffer types.

5: VIH requirements are met when the internal pull-ups are enabled.

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





| | Inite | Г <u></u> М | | \$ |
|--------------------------|-------|-------------|-----------|-------|
| Dimonsion Lim | vite | | | |
| Dimension Lin | | | | IVIAA |
| Number of Pins | N | | 20 | |
| Pitch | е | | 1.27 BSC | |
| Overall Height | Α | - | - | 2.65 |
| Molded Package Thickness | A2 | 2.05 | - | - |
| Standoff § | A1 | 0.10 | - | 0.30 |
| Overall Width | Е | | 10.30 BSC | • |
| Molded Package Width | E1 | | 7.50 BSC | |
| Overall Length | D | 12.80 BSC | | |
| Chamfer (Optional) | h | 0.25 | - | 0.75 |
| Foot Length | L | 0.40 | - | 1.27 |
| Footprint | L1 | | 1.40 REF | - |
| Lead Angle | Θ | 0° | - | - |
| Foot Angle | φ | 0° | - | 8° |
| Lead Thickness | С | 0.20 | - | 0.33 |
| Lead Width | b | 0.31 | - | 0.51 |
| Mold Draft Angle Top | α | 5° | - | 15° |
| Mold Draft Angle Bottom | β | 5° | - | 15° |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2

| CMSTAT (Comparator Status)238 |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| () |
| CMyCON (Comparator y Control) 227 |
| |
| CORCON (CPU Control) |
| CORCON (CPU Core Control) |
| CTMUCON14 (CTMU Control 1 High) 246 |
| |
| CTMUCON1L (CTMU Control 1 Low)244 |
| CTMUCON2L (CTMU Control 2 Low) 248 |
| |
| CVRCON (Comparator Voltage |
| Reference Control) |
| DACXCON (DACX Control) 230 |
| |
| DEVID (DEVICE ID)255 |
| DEVREV (Device Revision) |
| EBS (Boot Segment Configuration) 249 |
| FOO (Our real Our reaction) |
| FGS (General Segment Configuration) |
| FICD (In-Circuit Debugger Configuration) |
| EOSC (Oscillator Configuration) 251 |
| |
| FOSCSEL (Oscillator Selection Configuration)250 |
| FPOR (Reset Configuration) |
| EWDT (Watchdog Timer Configuration) 252 |
| |
| HLVDCON (High/Low-Voltage Detect Control) 208 |
| IEC0 (Interrupt Enable Control 0) |
| IEC1 (Interrupt Enable Control 1) 00 |
| |
| IEC2 (Interrupt Enable Control 2)100 |
| IEC3 (Interrupt Enable Control 3) |
| IEC4 (Interrupt Enable Control 4) 101 |
| |
| IEC5 (Interrupt Enable Control 5)102 |
| IEC6 (Interrupt Enable Control 6) |
| IESO (Interrupt Elea Status 0) |
| |
| IFS1 (Interrupt Flag Status 1)94 |
| IFS2 (Interrupt Flag Status 2) |
| IES3 (Interrupt Elag Status 3) 05 |
| |
| IFS4 (Interrupt Flag Status 4) |
| IFS5 (Interrupt Flag Status 5) |
| IES6 (Interrupt Elag Status 6) 97 |
| |
| INTCON1 (Interrupt Control 1) |
| |
| INTCON2 (Interrupt Control 2) |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 |
| INTCON2 (Interrupt Control 2) |
| INTCON2 (Interrupt Control 2) 92 INTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 10) 111 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 16) 114 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC19 (Interrupt Priority Control 19) 116 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC19 (Interrupt Priority Control 19) 116 IPC2 (Interrupt Priority Control 2) 105 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 19) 116 IPC2 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 19) 116 IPC20 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 12) 112 IPC16 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 19) 116 IPC2 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 12) 112 IPC16 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 4) 107 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 107 IPC5 (Interrupt Priority Control 5) 108 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC16 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 19) 116 IPC2 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 12) 112 IPC16 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 19) 116 IPC2 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 12) 112 IPC16 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC20 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 5) 108 IPC7 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 12) 112 IPC16 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 19) 116 IPC2 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC5 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) < |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 12) 112 IPC16 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 20) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 12) 112 IPC14 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 7) 110 MINSEC (RTCC Month and Day Value) 187 NVMCON (Flash Memory Control) 69 NUMCON (Flash Memory Control) 69 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 12) 112 IPC16 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC3 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC20 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188 MTHDY (RTCC Month and Day Value) 187 NVMCON (Flash Memory Control) 69 |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 12) 112 IPC16 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 19) 116 IPC2 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 5) 108 IPC5 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188 MTHDY (RTCC Month and Day Value) |
| INTCON2 (Interrupt Control 2) 92 INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC13 (Interrupt Priority Control 12) 112 IPC16 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 20) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) |

| PADCFG1 (Pad Configuration Control) | 171 |
|-------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------|
| RCFGCAL (RTCC Calibration | |
| and Configuration) | 183 |
| RCON (Reset Control) | 80 |
| REFOCON (Reference Oscillator Control) | 129 |
| RTCCSWT (RTCC Control/Sample | |
| Window Timer) | 191 |
| RTCPWC (RTCC Configuration 2) | 185 |
| SR (ALU STATUS) | 38, 89 |
| SSPxADD (MSSPx Slave Address/Baud | |
| Rate Generator) | 170 |
| SSPxCON1 (MSSPx Control 1, I ² C Mode) | 166 |
| SSPxCON1 (MSSPx Control 1, SPI Mode) | 165 |
| SSPxCON2 (MSSPx Control 2, I ² C Mode) | 167 |
| SSPxCON3 (MSSPx Control 3, I ² C Mode) | 169 |
| SSPxCON3 (MSSPx Control 3, SPI Mode) | 168 |
| SSPxMSK (I ² C Slave Address Mask) | 170 |
| SSPxSTAT (MSSPx Status, I ² C Mode) | 163 |
| SSPxSTAT (MSSPx Status, SPI Mode) | 162 |
| T1CON (Timer1 Control) | 142 |
| ULPWCON (ULPWU Control) | 133 |
| UxMODE (UARTx Mode) | 176 |
| UxRXREG (UARTx Receive) | 180 |
| UxSTA (UARTx Status and Control) | 178 |
| UxTXREG (UARTx Transmit) | 180 |
| WKDYHR (RTCC Weekday and Hours Value). | 188 |
| YEAR (RTCC Year Value) | 187 |
| Resets | |
| Brown-out Reset (BOR) | |
| Clock Source Selection | |
| Delav Times | 82 |
| Device Times | |
| Low-Power BOR (LPBOR) | 83 |
| RCON Flag Operation | |
| SER States | 83 |
| Retention Regulator (RETREG) | 134 |
| Revision History | |
| RTCC | |
| Alarm Configuration | 192 |
| Alarm Mask Settings (figure) | 193 |
| ALRMVAL Register Mappings | |
| | 189 |
| Calibration | 189 192 |
| Calibration Module Registers | 189 192 182 |
| Calibration Module Registers | 189 192 182 182 |
| Calibration Module Registers Mapping Clock Source Selection | 189 192 182 182 182 |
| Calibration Module Registers Mapping Clock Source Selection | 189 192 182 182 182 182 |
| Calibration Module Registers Mapping Clock Source Selection Write Lock | 189 192 182 182 182 182 182 |
| Calibration Module Registers Mapping Clock Source Selection Write Lock Power Control BTCVAL Register Mappings | 189 192 182 182 182 182 193 193 |
| Calibration Module Registers Mapping Clock Source Selection Write Lock Power Control RTCVAL Register Mappings Source Clock | 189 192 182 182 182 182 183 187 187 |

S

| Serial Peripheral Interface. See SPI Mode. | |
|--------------------------------------------|-----|
| SFR Space | |
| Software Stack | 63 |
| SPI Mode | |
| I/O Pin Configuration | 159 |

NOTES: