

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Detuils	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 22x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16km104t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TABLE 4-13: MSSP1 (I<sup>2</sup>C<sup>™</sup>/SPI) REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP1BUF	200h	—	_	_	—	—	—	_	—	MSSP1 Receive Buffer/Transmit Register						00xx		
SSP1CON1	202h	_	_	_	_	_	_	_	_	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP1CON2	204h	_	_	_	_	_	_	_	_	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP1CON3	206h	_	_	_	_	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP1STAT	208h	_	_	_	_	_	_	—	_	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000
SSP1ADD	20Ah	—	_	_	—	_	—			MSSP1 Address Register in I <sup>2</sup> C Slave Mode MSSP1 Baud Rate Reload Register in I <sup>2</sup> C Master Mode							0000	
SSP1MSK	20Ch	_	_	_	_	_	_		_	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	OOFF

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

### TABLE 4-14: MSSP2 (I<sup>2</sup>C<sup>™</sup>/SPI) REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP2BUF <sup>(1)</sup>	210h	—	_	—	—		_		_	MSSP2 Receive Buffer/Transmit Register						00xx		
SSP2CON1 <sup>(1)</sup>	212h	_	_	_	_	_	_	_	_	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP2CON2 <sup>(1)</sup>	214h	_	_	_	_	_	_	_	_	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP2CON3 <sup>(1)</sup>	216h	_	_	_	_	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP2STAT <sup>(1)</sup>	218h	_	_	_	_	_	_	_	_	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000
SSP2ADD <sup>(1)</sup>	21Ah	—	_	—	—	_	—	_	_	MSSP2 Address Register in I <sup>2</sup> C Slave Mode MSSP2 Baud Rate Reload Register in I <sup>2</sup> C Master Mode							0000	
SSP2MSK <sup>(1)</sup>	21Ch	—	_	_	_		_	_	_	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	00FF

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

### 5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 32 instructions or 96 bytes. RTSP allows the user to erase blocks of 1 row, 2 rows and 4 rows (32, 64 and 128 instructions) at a time, and to program one row at a time. It is also possible to program single words.

The 1-row (96 bytes), 2-row (192 bytes) and 4-row (384 bytes) erase blocks, and single row write block (96 bytes) are edge-aligned, from the beginning of program memory.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using Table Writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 32 TBLWT instructions are required to write the full row of memory.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note:	Writing	to	а	location	multiple	times,						
	without erasing it, is not recommended.											

All of the Table Write operations are single-word writes (two instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

#### 5.3 Enhanced In-Circuit Serial Programming

Enhanced ICSP uses an on-board bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

#### 5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls the blocks that need to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.5 "Programming Operations"** for further details.

### 5.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

#### REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0, HC	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	PGMONLY <sup>(4)</sup>	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ERASE	NVMOP5 <sup>(1)</sup>	NVMOP4 <sup>(1)</sup>	NVMOP3 <sup>(1)</sup>	NVMOP2 <sup>(1)</sup>	NVMOP1 <sup>(1)</sup>	NVMOP0 <sup>(1)</sup>
bit 7							bit 0

Legend:	SO = Settable Only bit	HC = Hardware Clearable b	it
-n = Value at POR	'1' = Bit is set	R = Readable bit	W = Writable bit
'0' = Bit is cleared	x = Bit is unknown	U = Unimplemented bit, rea	d as '0'

bit 15	WR: Write Control bit
	1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is
	cleared by hardware once the operation is complete
	<ul><li>0 = Program or erase operation is complete and inactive</li></ul>
bit 14	WREN: Write Enable bit
	1 = Enables Flash program/erase operations
	0 = Inhibits Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit
	1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically
	on any set attempt of the WR bit)
	0 = The program or erase operation completed normally
bit 12	PGMONLY: Program Only Enable bit <sup>(4)</sup>
bit 11-7	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit
	<ul> <li>1 = Performs the erase operation specified by the NVMOP&lt;5:0&gt; bits on the next WR command</li> <li>0 = Performs the program operation specified by the NVMOP&lt;5:0&gt; bits on the next WR command</li> </ul>
bit 5-0	NVMOP<5:0>: Programming Operation Command Byte bits <sup>(1)</sup>
	Erase Operations (when ERASE bit is '1'):
	1010xx = Erase entire boot block (including code-protected boot block) <sup>(2)</sup>
	1001xx = Erase entire memory (including boot block, configuration block, general block) <sup>(2)</sup>
	011010 = Erase 4 rows of Flash memory <sup>(3)</sup>
	011001 = Erase 2 rows of Flash memory <sup>(3)</sup>
	011000 = Erase 1 row of Flash memory <sup>(3)</sup>
	0101xx = Erase entire configuration block (except code protection bits)
	0100xx = Erase entire data EEPROM <sup>(4)</sup>
	0011xx = Erase entire general memory block programming operations
	0001xx = Write 1 row of Flash memory (when ERASE bit is '0') <sup>(3)</sup>
Note 1:	All other combinations of NVMOP<5:0> are no operation.
2:	Available in ICSP™ mode only. Refer to the device programming specification.
2.	The address in the Table Deinter decides which rows will be created

- 3: The address in the Table Pointer decides which rows will be erased.
- 4: This bit is used only while accessing data EEPROM.

**IFS1: INTERRUPT FLAG STATUS REGISTER 1** 

**REGISTER 8-6:** 

R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0	U-0
U2TXIF	U2RXIF	INT2IF	CCT4IF	CCT3IF		—	—
bit 15							bit 8
U-0	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS
—	CCP5IF	—	INT1IF	CNIF	CMIF	BCL1IF	SSP1IF
bit 7							bit 0
Legend:			re Settable bit				
R = Readable		W = Writable		-	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15		T2 Transmitter		Status bit			
		equest has oc equest has no					
bit 14	-	RT2 Receiver Ir		atus hit			
		request has oc					
		equest has not					
bit 13	INT2IF: Exter	nal Interrupt 2	Flag Status bit				
		equest has oc					
	•	equest has not					
bit 12		-		pt Flag Status b	bit		
		equest has oc					
bit 11	-	equest has not		nt Elan Statua k	-:+		
	-	request has oc		pt Flag Status b	JIL		
		request has not					
bit 10-7	-	ted: Read as '					
bit 6	CCP5IF: Cap	ture/Compare	5 Event Interru	pt Flag Status I	bit		
	1 = Interrupt r	equest has oc	curred				
	0 = Interrupt r	equest has no	occurred				
bit 5	•	ted: Read as '					
bit 4		nal Interrupt 1	•				
		equest has oc equest has no					
bit 3		•		lag Status bit			
DIUS	-	hange Notifica equest has oc	-	lay Status bit			
		request has not					
bit 2	CMIF: Compa	arator Interrupt	Flag Status Bit	t			
	-	equest has oc	-				
	-	equest has no					
bit 1				upt Flag Status	bit		
		equest has oc					
<b>L</b> H 0	-	equest has not					
bit 0		SP1 SPI/I <sup>2</sup> C Ev	•	lag Status bit			
		equest has oc equest has no					
	5 monupti						

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
0-0	NVMIP2	NVMIP1	NVMIP0	0-0	0-0	0-0	0-0	
 bit 15				—	_	_	 bit	
							bit	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
_	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0	
bit 7							bit	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
=								
bit 15 bit 14-12	-	ited: Read as ' : NVM Interrup						
	• • 001 = Interru 000 = Interru	pt is Priority 7( pt is Priority 1 pt source is dis	abled	.,				
bit 11-7	-	ted: Read as '						
bit 6-4	111 = Interru • • 001 = Interru	A/D Conversic pt is Priority 7 ( pt is Priority 1 pt source is dis	highest priority	terrupt Priority I / interrupt)	bits			
bit 3	Unimplemen	ted: Read as '	0'					
bit 2-0		➤: UART1 Trans pt is Priority 7 (	•					
		pt is Priority 1 pt source is dis	abled					

#### REGISTER 8-22: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

#### REGISTER 8-31: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15		•			•		bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	HLVDIP2	HLVDIP1	HLVDIP0
bit 7							bit 0
Logondi							

Legend:	
---------	--

bit 2-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15-3 Unimplemented: Read as '0'

HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
- •

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

### 13.5 Auxiliary Output

The MCCPx and SCCPx modules have an auxiliary (secondary) output that provides other peripherals access to internal module signals. The auxiliary output is intended to connect to other MCCP or SCCP modules, or other digital peripherals, to provide these types of functions:

- Time Base Synchronization
- Peripheral Trigger and Clock Inputs
- Signal Gating

The type of output signal is selected using the AUXOUT<1:0> control bits (CCPxCON2H<4:3>). The type of output signal is also dependent on the module operating mode.

On the PIC24FV16KM204 family of devices, only the CTMU discharge trigger has access to the auxiliary output signal.

AUXOUT<1:0>	CCSEL	MOD<3:0>	Comments	Signal Description
00	x	xxxx	Auxiliary output disabled	No Output
01	0	0000	Time Base modes	Time Base Period Reset or Rollover
10				Special Event Trigger Output
11				No Output
01	0	0001	Output Compare modes	Time Base Period Reset or Rollover
10		through		Output Compare Event Signal
11		1111		Output Compare Signal
01	1	xxxx	Input Capture modes	Time Base Period Reset or Rollover
10				Reflects the Value of the ICDIS bit
11				Input Capture Event Signal

#### TABLE 13-5: AUXILIARY OUTPUT

R/W-0	U-0	R/W-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0			
CCPON		CCPSIDL	r	TMRSYNC	CLKSEL2 <sup>(1)</sup>	CLKSEL1 <sup>(1)</sup>	CLKSEL0 <sup>(1)</sup>			
bit 15					•	•	bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0			
bit 7							bit (			
Legend:		r = Reserved I								
R = Readable		W = Writable I	oit		nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15	CCPON: CCF	x Module Enat	ole bit							
	1 = Module is 0 = Module is		an operating r	node specified b	by the MOD<3:	0> control bits				
bit 14	Unimplemen	ted: Read as 'd	)'							
bit 13	CCPSIDL: CO	CPx Stop in Idle	Mode Bit							
		ues module op s module opera		device enters lo ode	lle mode					
bit 12	Reserved: Ma									
bit 11	TMRSYNC: Time Base Clock Synchronization bit									
	(CLKSEL 0 = Synchron	<b>&lt;2:0&gt;</b> ≠ 000)		k is selected and lock is selecte	-		-			
bit 10-8	CLKSEL<2:0>: CCPx Time Base Clock Select bits <sup>(1)</sup>									
	110 = Externa 101 = CLC1 100 = Reserv 011 = LPRC (	31 kHz source dary Oscillator ed	t							
bit 7-6	TMRPS<1:0>	: Time Base Pr	escale Select	t bits						
	11 = 1:64 Pre 10 = 1:16 Pre 01 = 1:4 Pres 00 = 1:1 Pres	scaler caler								
bit 5	T32: 32-Bit Ti	me Base Selec	t bit							
				e edge output co e edge output co						
bit 4		ure/Compare N								
	1 = Input Cap	-								

#### REGISTER 13-1: CCPxCON1L: CCPx CONTROL 1 LOW REGISTERS

-							,
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
OPSSRC <sup>(1)</sup>	RTRGEN <sup>(2)</sup>		—	OPS3 <sup>(3)</sup>	OPS2 <sup>(3)</sup>	OPS1 <sup>(3)</sup>	OPS0 <sup>(3)</sup>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TRIGEN <sup>(4)</sup>	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0
bit 7							bit 0
Legend:							
R = Readable		W = Writable I	oit	-	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
				(1)			
bit 15		tput Postscaler					
		ostscaler scales		er output event	IS		
bit 14		trigger Enable					
		e can be retrig		RIGEN bit = 1			
				en TRIGEN bit =	= 1		
bit 13-12	Unimplement	ted: Read as 'o	)'				
bit 11-8	OPS3<3:0>: (	CCPx Interrupt	Output Postso	ale Select bits <sup>(</sup>	3)		
		upt every 16th t upt every 15th t					
	0011 = Interru 0010 = Interru 0001 = Interru	upt every 3rd tir upt every 2nd ti	ne base perio ne base perio me base perio	d match d match or 4th i d match or 3rd od match or 2nc od match or inp	input capture e l input capture	event event	
bit 7	TRIGEN: CCF	Px Trigger Enal	ole bit <sup>(4)</sup>				
		peration of time peration of time					
bit 6	ONESHOT: O	ne-Shot Mode	Enable bit				
		t Trigger mode t Trigger mode		igger duration is	s set by OSCN	T<2:0>	
bit 5	ALTSYNC: C	CPx Clock Sele	ect bits				
				ule synchroniza			
		-		nal is the Time	Base Reset/ro	ollover event	
bit 4-0		CCPx Synchroi		e Select bits			
	See lable 13-	6 for the definit	ion of inputs.				
Note 1: Th	nis control bit ha	is no function ir	Input Capture	e modes.			
	nis control bit ha						
	utput postscale s odes.	settings from 1:8	5 to 1:16 (0100	)-1111) will resu	ult in a FIFO but	ffer overflow for	Input Capture

#### REGISTER 13-2: CCPxCON1H: CCPx CONTROL 1 HIGH REGISTERS

4: Clock source options are limited when Trigger operation is enabled; refer to Table 13-1.

#### REGISTER 13-7: CCPxSTATL: CCPx STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	_	—	_	—	
bit 15							bit 8
			5/2.2	5/2.2	5/0.0	5/2.2	5/2.2
R-0	W1-0	W1-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readabl	e bit	W1 = Write '1'	only	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-8	Unimplemen	ted: Read as '0	,				
bit 7	CCPTRIG: C	CPx Trigger Sta	tus bit				
		s been triggered s not been trigg					
<b>h</b> :# 0				eiu in Resel			
bit 6		x Trigger Set Re		when TRIGEN	= 1 (location a)	wave reade as	: '∩')
bit 5		Px Trigger Clear				ways icaus as	, , ,
bit o		is location to ca	•	Trigger when T	RIGEN = 1 (lo	cation alwavs r	eads as '0').
bit 4		x Auto-Shutdow			- (-	,	····,
	1 = A shutdo	wn event is in p	rogress; CCP	x outputs are in	the shutdown	state	
	0 = CCPx ou	itputs operate n	ormally				
bit 3	•	le Edge Compa					
		edge compare e edge compare e					
bit 2	•	Capture x Disat		occurred			
Dit Z	•	Input Capture :		es not generate	a capture ever	nt	
		Input Capture					
bit 1	ICOV: Input (	Capture x Buffer	Overflow Stat	tus bit			
		t Capture x FIF					
		t Capture x FIF		ot overflowed			
bit 0	•	Capture x Buffe		-  -   -			
		apture x buffer h apture x buffer i		adie			
			c sinply				

'1' = Bit is set

#### REGISTER 14-8: SSPxADD: MSSPx SLAVE ADDRESS/BAUD RATE GENERATOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—	_	—	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

-n = Value at POR

 bit 7-0
 ADD<7:0>: Slave Address/Baud Rate Generator Value bits

 SPI Master and I<sup>2</sup>C™ Master modes:
 Reload value for the Baud Rate Generator. Clock period is (([SPxADD] + 1) \* 2)/Fosc.

 I<sup>2</sup>C Slave modes:
 Represents 7 or 8 bits of the slave address, depending on the addressing mode used:

 7-Bit mode:
 Address is ADD<7:1>; ADD<0> is ignored.

 10-Bit LSb mode:
 ADD<7:0> are the Least Significant bits of the address.

 10-Bit MSb mode:
 ADD<2:1> are the two Most Significant bits of the address; ADD<7:3> are always '11110' as a specification requirement; ADD<0> is ignored.

#### REGISTER 14-9: SSPxMSK: I<sup>2</sup>C<sup>™</sup> SLAVE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-1               |
|-------|-------|-------|-------|-------|-------|-------|---------------------|
| MSK7  | MSK6  | MSK5  | MSK4  | MSK3  | MSK2  | MSK1  | MSK0 <sup>(1)</sup> |
| bit 7 |       |       |       |       |       |       | bit 0               |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-0	MSK<7:0>: Slave Address Mask Select bits <sup>(1)</sup>
	1 = Masking of corresponding bit of SSPxADD is enabled
	0 = Masking of corresponding bit of SSPxADD is disabled

Note 1: MSK0 is not used as a mask bit in 7-bit addressing.

### REGISTER 15-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	<ul> <li>1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect</li> <li>0 = Address Detect mode is disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only)
	<ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	<ul> <li>1 = Framing error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Framing error has not been detected</li> </ul>
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed (clearing a previously set OERR bit ( $1 \rightarrow 0$ transition) will reset the receiver buffer and the RSR to the empty state)
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data; at least one more characters can be read</li> <li>0 = Receive buffer is empty</li> </ul>


© 2013 Microchip Technology Inc.

#### **19.3 Transfer Function**

The transfer functions of the A/D Converter in 12-bit resolution are shown in Figure 19-3. The difference of the input voltages (VINH – VINL) is compared to the reference ((VR+) – (VR-)).

- The first code transition occurs when the input voltage is ((VR+) (VR-))/4096 or 1.0 LSb.
- The '0000 0000 0001' code is centered at VR- + (1.5 \* ((VR+) (VR-))/4096).

- The '0010 0000 0000' code is centered at VREFL + (2048.5 \* ((VR+) – (VR-))/4096).
- An input voltage less than VR- + (((VR-) – (VR-))/4096) converts as '0000 0000 0000'.
- An input voltage greater than (VR-) + (4095 ((VR+) – (VR-))/4096) converts as '1111 1111 1111'.



### FIGURE 19-3: 12-BIT A/D TRANSFER FUNCTION

### TABLE 19-2:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:<br/>12-BIT FRACTIONAL FORMATS

VIN/VREF 12-Bit Output Code		16-Bit Fractional Format Equivalent Decimal Value		16-Bit Signed Fractional Format/ Equivalent Decimal Value				
+4095/4096	0 1111 1111 1111	1111 1111 1111 0000	0.999	0111 1111 1111 1000	0.999			
+4094/4096	0 1111 1111 1110	1111 1111 1110 0000	0.998	0111 1111 1110 1000	0.998			
	•••							
+1/4096	0 0000 0000 0001	0000 0000 0001 0000	0.001	0000 0000 0000 1000	0.001			
0/4096	0 0000 0000 0000	0000 0000 0000 0000	0.000	0000 0000 0000 0000	0.000			
-1/4096	1 0111 1111 1111	0000 0000 0000 0000	0.000	1111 1111 1111 1000	-0.001			
		•••						
-4095/4096	1 0000 0000 0001	0000 0000 0000 0000	0.000	1000 0000 0000 1000	-0.999			
-4096/4096	1 0000 0000 0000	0000 0000 0000 0000	0.000	1000 0000 0000 0000	-1.000			

### FIGURE 19-5: A/D OUTPUT DATA FORMATS (10-BIT)

RAM Contents:							d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Read to Bus:																I
Integer	0	0	0	0	0	0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Signed Integer	s0	s0	s0	s0	s0	s0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Fractional (1.15)	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0	0
Signed Fractional (1.15)	s0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0
	L	I						1	I							

### TABLE 19-3:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:<br/>10-BIT INTEGER FORMATS

VIN/VREF	10-Bit Differential Output Code (11-bit result)	16-Bit Integer Format/ Equivalent Decimal Value	16-Bit Signed Integer Forn Equivalent Decimal Valu				
+1023/1024	011 1111 1111	0000 0011 1111 1111	1023	0000 0001 1111 1111	1023		
+1022/1024	011 1111 1110	0000 0011 1111 1110	1022	0000 0001 1111 1110	1022		
	•••						
+1/1024	000 0000 0001	0000 0000 0000 0001	1	0000 0000 0000 0001	1		
0/1024	000 0000 0000	0000 0000 0000 0000	0	0000 0000 0000 0000	0		
-1/1024	101 1111 1111	0000 0000 0000 0000	0	1111 1111 1111 1111	-1		
		•••					
-1023/1024	100 0000 0001	0000 0000 0000 0000	0	1111 1110 0000 0001	-1023		
-1024/1024	100 0000 0000	0000 0000 0000 0000	0	1111 1110 0000 0000	-1024		

#### REGISTER 22-1: CMxCON: COMPARATOR x CONTROL REGISTERS

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R-0
CON	COE	CPOL	CLPWR	_		CEVT	COUT
bit 15	•						bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
EVPOL1 <sup>(2)</sup>	EVPOL0 <sup>(2)</sup>	_	CREF1	CREF0	_	CCH1	CCH0
bit 7			UNL I	UNLI U		00111	bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15	CON: Compa	rator x Enable	bit				
		tor is enabled					
bit 11	•	tor is disabled	Enchlo hit				
bit 14	•	rator x Output itor output is pr		vOLIT nin			
		itor output is pr					
bit 13	CPOL: Comp	arator x Outpu	t Polarity Selec	ct bit			
		tor output is in					
	•	tor output is no					
bit 12		nparator x Low					
	•	tor operates in tor does not op					
bit 11-10	-	ted: Read as '		owermode			
bit 9	-	arator x Event					
	•			<1:0>, has occu	irred; subseque	ent Triggers and	d interrupts are
	disabled	until the bit is c	leared			00	·
	-	tor event has r					
bit 8		arator x Outpu	t bit				
	$\frac{\text{When CPOL}}{1 = \text{VIN} + > \text{VI}}$						
	0 = VIN + < VI						
	When CPOL						
	1 = VIN + < VI $0 = VIN + > VI$						
bit 7-6			Interrupt Pola	rity Select bits <sup>(2</sup>	2)		
DIL 7-0		00		n any change o		or output (while	$\sim CEVT = 0$
				n the high-to-lo			
				n the low-to-hig	h transition of	the comparator	output
		event/interrupt	•	lisabled			
bit 5	•	ted: Read as '					
bit 4-3		-		ect bits (non-inv	erting input)		
		erting input cor erting input cor					
	01 = Non-inve	erting input cor	nects to the in	ternal CVREF vo	oltage		
	00 = Non-inve	erting input cor	nects to the C	xINA pin			
Note 1: BC	GBUF1 voltage	is configured b	y BUFREF1<1	:0> (BUFCON	0<1:0>).		
<b>•</b> 161		·			· · · · · · · · · · · · · · · · · · ·		

2: If the EVPOL<1:0> bits are set to a value other than '00', the first interrupt generated will occur on any transition of COUT. Subsequent interrupts will occur based on the EVPOLx bits setting.

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
FWDTEN1	WINDIS	FWDTEN0	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit (
Legend:							
R = Readab	ole bit	P = Programn	nable bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7,5	FWDTEN<1:0	>: Watchdog Ti	mer Enable bi	ts			
		enabled in hardw					
		controlled with the enabled only white the second se		Ų	s disabled in Sl	leen: SWDTEN	hit is disable
		disabled in hard					
bit 6		dowed Watchdo					
		WDT is selected	•				
	0 = Windowe	d WDT is enable and software (	ed; note that e	xecuting a CLR	WDT instruction		
bit 4		F Prescaler bit					
	1 = WDT pres	caler ratio of 1:	128				
	0 = WDT pres	caler ratio of 1:3	32				
bit 3-0	WDTPS<3:0>	: Watchdog Tim	er Postscale S	Select bits			
	1111 = 1:32,7						
	1110 = 1:16,3						
	1101 = 1:8,19 1100 = 1:4,09						
	1011 = 1:2,04						
	1010 = 1.2,04 1010 = 1:1,02						
	1001 = 1:512						
	1000 <b>= 1:256</b>						
	0111 <b>= 1:128</b>						
	0110 = 1:64						
	0101 = 1:32 0100 = 1:16						
	0100 = 1.16 0011 = 1:8						
	0010 = 1.0 0010 = 1.4						
	0001 = 1:2						
	0000 = 1:1						

#### REGISTER 25-5: FWDT: WATCHDOG TIMER CONFIGURATION REGISTER

#### 26.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

#### 26.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

#### 26.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 26.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

DC CH/	ARACT	ERISTICS	Standard Op	•	<b>3.6V (PIC24F16KM204)</b> <b>5.5V (PIC24FV16KM204)</b> TA $\leq$ +85°C for Industrial TA $\leq$ +125°C for Extended		
Param No.	Sym	Characteristic	Min	Тур <sup>(1)</sup>	Мах	Units	Conditions
	VIL	Input Low Voltage <sup>(4)</sup>					
DI10		I/O Pins	Vss	_	0.2 VDD	V	
DI15		MCLR	Vss	_	0.2 VDD	V	
DI16		OSCI (XT mode)	Vss	—	0.2 VDD	V	
DI17		OSCI (HS mode)	Vss	—	0.2 VDD	V	
DI18		I/O Pins with I <sup>2</sup> C™ Buffer	Vss		0.3 VDD	V	SMBus disabled
DI19		I/O Pins with SMBus Buffer	Vss	—	0.8	V	SMBus enabled
	Vih	Input High Voltage <sup>(4,5)</sup>					
DI20		I/O Pins: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd	—	Vdd Vdd	V V	
DI25		MCLR	0.8 Vdd	_	Vdd	V	
DI26		OSCI (XT mode)	0.7 Vdd	—	Vdd	V	
DI27		OSCI (HS mode)	0.7 Vdd	_	Vdd	V	
DI28		I/O Pins with I <sup>2</sup> C Buffer: with Analog Functions Digital Only	0.7 Vdd 0.7 Vdd		Vdd Vdd	V V	
DI29		I/O Pins with SMBus	2.1	—	Vdd	V	$2.5V \le V\text{PIN} \le V\text{DD}$
DI30	ICNPU	CNx Pull-up Current	50	250	500	μA	VDD = 3.3V, VPIN = VSS
DI31	IPU	Maximum Load Current for		—	30	μA	VDD = 2.0V
		Digital High Detection w/Internal Pull-up	—	—	1000	μA	VDD = 3.3V
	lı∟	Input Leakage Current <sup>(2,3)</sup>					
DI50		I/O Ports	_	0.050	±0.100	μA	$\label{eq:VSS} \begin{split} &V{\rm SS} \leq V{\rm PIN} \leq V{\rm DD}, \\ &P{\rm in \ at \ high-impedance} \end{split}$
DI51		Pins with OAxOUT Functions (RB15 and RB3)	_	0.100	±0.200	μA	$\label{eq:VSS} \begin{split} &V{\rm SS} \leq V{\rm PIN} \leq V{\rm DD}, \\ &P{\rm in \ at \ high-impedance} \end{split}$

#### TABLE 27-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 1-4 and Table 1-5 for I/O pin buffer types.

5: VIH requirements are met when the internal pull-ups are enabled.

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
300	TRESP	Response Time <sup>*(1)</sup>	_	150	400	ns	
301	Тмс2о∨	Comparator Mode Change to Output Valid <sup>*</sup>	—	—	10	μs	

#### TABLE 27-26: COMPARATOR TIMING REQUIREMENTS

Parameters are characterized but not tested.

\*


**Note 1:** Response time is measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

#### TABLE 27-27: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
VR310	TSET	Settling Time <sup>(1)</sup>			10	μS	

Note 1: Settling time is measured while CVRSS = 1 and the CVR<3:0> bits transition from '0000' to '1111'.

#### FIGURE 27-10: CAPTURE/COMPARE/PWM TIMINGS (MCCPx, SCCPx MODULES)



#### TABLE 27-28: CAPTURE/COMPARE/PWM REQUIREMENTS (MCCPx, SCCPx MODULES)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
50	TCLKL	CCPx Time Base Clock Source Low Time	TCY/2	_	ns	
51	ТсікН	CCPx Time Base Clock Source High Time	Tcy/2	_	ns	
52	TCLK	CCPx Time Base Clock Source Period	Тсү	-	ns	
53	TccL	CCPx Capture or Gating Input Low Time	TCLK	—	ns	
54	ТссН	CCPx Capture or Gating Input High Time	TCLK	_	ns	
55	TCCP	CCPx Capture or Gating Input Period	2 * Tclk/N	—	ns	N = Prescale Value (1, 4 or 16)

#### Μ

Master Synchronous Serial Port (MSSP)	159
Microchip Internet Web Site	332
MPLAB Assembler, Linker, Librarian	262
MPLAB ICD 3 In-Circuit Debugger	263
MPLAB PM3 Device Programmer	263
MPLAB REAL ICE In-Circuit Emulator System	263
MPLAB X Integrated Development	
Environment Software	261
MPLAB X SIM Software Simulator	263
MPLIB Object Librarian	262
MPLINK Object Linker	262
N	
Near Data Space	

#### 0

127
127
122
123
122
122
128

#### **P** Packagir

Packaging	
Details	300
Marking	
PICkit 3 In-Circuit Debugger/Programmer	
Power-Saving	135
Power-Saving Features	
Clock Frequency, Clock Switching	131
Coincident Interrupts	132
Instruction-Based Modes	131
Idle	132
Sleep	131
Retention Regulator (RETREG)	134
Selective Peripheral Control	
Ultra Low-Power Wake-up (ULPWU)	
Voltage Regulator-Based	134
Retention Sleep Mode	134
Run Mode	134
Sleep Mode	134
Product Identification System	
Program and Data Memory	
Access Using Table Instructions	65
Program Space Visibility	66
Program and Data Memory Spaces	
Interfacing, Addressing	63
Program Memory	
Address Space	41
Configuration Word Addresses	
Program Space	
Memory Map	41
Program Verification	
R	
Real-Time Clock and Calendar (RTCC)	181
Register Maps	
A/D	59
ANSEL	
Band Gap Buffer Control	
CLC1-2	

Clock Control	
Comparator	
CPU Core	
CTMU	
DAC1	
DAC2	
ICN	
Interrupt Controller	
MCCP1	
MCCP2	
MCCP3 MSSP1 (I <sup>2</sup> C/SPI)	51
MSSP1 (I <sup>-</sup> C/SPI) MSSP2 (I <sup>2</sup> C/SPI)	
NVM	
Op Amp 1	
Op Amp 2	
Pad Configuration	
PMD	
PORTA	
PORTB	
PORTC	
Real-Time Clock and Calendar	
SCCP4	
SCCP5	
Timer1	
UART1	55
UART2	
Ultra Low-Power Wake-up	62
Registers	
AD1CHITH (A/D Scan Compare Hit,	
High Word)	219
AD1CHITL (A/D Scan Compare Hit,	
Low Word)	
AD1CHS (A/D Sample Select)	
AD1CON1 (A/D Control 1)	
AD1CON2 (A/D Control 2)	
AD1CON3 (A/D Control 3)	
AD1CON5 (A/D Control 5)	217
AD1CSSH (A/D Input Scan Select, High Word)	
AD1CSSL (A/D Input Scan Select, Low Word)	
AD1CTMENH (CTMU Enable, High Word)	
AD1CTMENL (CTMU Enable, Low Word)	
ALCFGRPT (Alarm Configuration)	186
ALMINSEC (Alarm Minutes and	100
Seconds Value) ALMTHDY (Alarm Month and Day Value)	
ALWDHR (Alarm Weekday and Hours Value)	
AMPxCON (Op Amp x Control)	
AMPXCON (OP Amp X control) ANSA (PORTA Analog Selection)	
ANSB (PORTB Analog Selection)	
ANSE (FORTE Analog Selection)	
BUFCON0 (Internal Voltage Reference	100
Control 0)	232
CCPxCON1H (CCPx Control 1 High)	
CCPxCON1L (CCPx Control 1 Low)	
CCPxCON2H (CCPx Control 2 High)	
CCPxCON2L (CCPx Control 2 Low)	
CCPxCON3H (CCPx Control 3 High)	
CCPxCON3L (CCPx Control 3 Low)	
CCPxSTATL (CCPx Status)	
CLCxCONH (CLCx Control High)	
CLCxCONL (CLCx Control Low)	
CLCxGLSH (CLCx Gate Logic Input Select High)	204
CLCxGLSL (CLCx Gate Logic Input Select Low)	
CLCxSEL (CLCx Input MUX Select)	
CLKDIV (Clock Divider)	125