

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

-><F

Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x10b/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16km202-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 1-5: PIC24FV16KM204 FAMILY PINOUT DESCRIPTION (CONTINUED)

			F					FV					
			Pin Numb	er			I	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
RB9	13	18	15	1	1	13	18	15	1	1	I/O	ST	PORTB Pins
RB10	_	21	18	8	9	_	21	18	8	9	I/O	ST	PORTB Pins
RB11	_	22	19	9	10	_	22	19	9	10	I/O	ST	PORTB Pins
RB12	15	23	20	10	11	15	23	20	10	11	I/O	ST	PORTB Pins
RB13	16	24	21	11	12	16	24	21	11	12	I/O	ST	PORTB Pins
RB14	17	25	22	14	15	17	25	22	14	15	I/O	ST	PORTB Pins
RB15	18	26	23	15	16	18	26	23	15	16	I/O	ST	PORTB Pins
RC0	_	_	_	25	27	_	_	—	25	27	I/O	ST	PORTC Pins
RC1	_	_	_	26	28	_	_	—	26	28	I/O	ST	PORTC Pins
RC2	_	_	_	27	29	_	_	—	27	29	I/O	ST	PORTC Pins
RC3			_	36	39	_		—	36	39	I/O	ST	PORTC Pins
RC4			_	37	40	_		—	37	40	I/O	ST	PORTC Pins
RC5			_	38	41	_		—	38	41	I/O	ST	PORTC Pins
RC6			_	2	2	_		_	2	2	I/O	ST	PORTC Pins
RC7			_	3	3	_		_	3	3	I/O	ST	PORTC Pins
RC8			_	4	4	_		_	4	4	I/O	ST	PORTC Pins
RC9	_	_	_	5	5	_	_	—	5	5	I/O	ST	PORTC Pins
REFO	18	26	23	15	16	18	26	23	15	16	0	_	Reference Clock Output
RTCC		25	22	14	15	_	25	22	14	15	0	_	Real-Time Clock/Calendar Output
SCK1	15	22	19	9	10	15	22	19	9	10	I/O	ST	MSSP1 SPI Clock
SDI1	17	21	18	8	9	17	21	18	8	9	I	ST	MSSP1 SPI Data Input
SDO1	16	24	21	11	12	16	24	21	11	12	0	—	MSSP1 SPI Data Output
SS1	18	26	23	15	16	18	26	23	15	16	I	ST	MSSP1 SPI Slave Select Input
SCK2	_	14	11	38	41	—	14	11	38	41	I/O	ST	MSSP2 SPI Clock
SDI2	_	19	16	36	39	_	19	16	36	39	I	ST	MSSP2 SPI Data Input
SDO2	_	15	12	37	40	_	15	12	37	40	0		MSSP2 SPI Data Output
SS2	_	23	20	35	38	_	23	20	35	38	Ι	ST	MSSP2 SPI Slave Select Input

**Legend:** ANA = Analog level input/output, ST = Schmitt Trigger input buffer,  $I^2C^{TM} = I^2C/SMBus$  input buffer

NOTES:

#### TABLE 4-4: ICN REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNPD1	56h	CN15PDE <sup>(1,2)</sup>	CN14PDE	CN13PDE	CN12PDE	CN11PDE	CN10PDE(2)	CN9PDE <sup>(1,2)</sup>	-	CN7PDE <sup>(1,2)</sup>	CN6PDE	CN5PDE	CN4PDE	CN3PDE	CN2PDE	CN1PDE	CN0PDE	0000
CNPD2	58h	CN31PDE <sup>(2)</sup>	CN30PDE	CN29PDE	CN28PDE <sup>(2)</sup>	CN27PDE <sup>(1,2)</sup>	CN26PDE <sup>(2)</sup>	CN25PDE <sup>(2)</sup>	CN24PDE <sup>(1,2)</sup>	CN23PDE	CN22PDE	CN21PDE	CN20PDE(2)	CN19PDE <sup>(2)</sup>	CN18PDE <sup>(2)</sup>	CN17PDE <sup>(2)</sup>	CN16PDE <sup>(1,2)</sup>	0000
CNPD3	5Ah	_	_	_	_	_	_	_	_	_	_	_	CN36PDE <sup>(2)</sup>	CN35PDE <sup>(2)</sup>	CN34PDE <sup>(2)</sup>	CN33PDE <sup>(2)</sup>	CN32PDE <sup>(2)</sup>	0000
CNEN1	62h	CN15IE <sup>(1,2)</sup>	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE <sup>(2)</sup>	CN9IE <sup>(1,2)</sup>	_	CN7IE <sup>(1,2)</sup>	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	64h	CN31IE <sup>(2)</sup>	CN30IE	CN29IE	CN28IE <sup>(2)</sup>	CN27IE <sup>(1,2)</sup>	CN26IE <sup>(2)</sup>	CN25IE <sup>(2)</sup>	CN24IE <sup>(1,2)</sup>	CN23IE	CN22IE	CN21IE	CN20IE <sup>(2)</sup>	CN19IE <sup>(2)</sup>	CN18IE <sup>(2)</sup>	CN17IE <sup>(2)</sup>	CN16IE <sup>(1,2)</sup>	0000
CNEN3	66h	-	_	—	_	_	_	—	—	—	_	_	CN36IE <sup>(2)</sup>	CN35IE <sup>(2)</sup>	CN34IE <sup>(2)</sup>	CN33IE <sup>(2)</sup>	CN32IE <sup>(2)</sup>	0000
CNPU1	6Eh	CN15PUE <sup>(1,2)</sup>	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE <sup>(2)</sup>	CN9PUE <sup>(1,2)</sup>	—	CN7PUE <sup>(1,2)</sup>	CN6PUE	CN5PUE	CN4PUE	<b>CN3PUE</b>	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	70h	CN31PUE <sup>(2)</sup>	CN30PUE	CN29PUE	CN28PUE(2)	CN27PUE <sup>(1,2)</sup>	CN26PUE <sup>(2)</sup>	CN25PUE <sup>(2)</sup>	CN24PUE <sup>(1,2)</sup>	CN23PUE	CN22PUE	CN21PUE	CN20PUE <sup>(2)</sup>	CN19PUE <sup>(2)</sup>	CN18PUE <sup>(2)</sup>	CN17PUE <sup>(2)</sup>	CN16PUE <sup>(1,2)</sup>	0000
CNPU3	72h	_	_	_		_	_	_	_	_	_	_	CN36PUE <sup>(2)</sup>	CN35PUE <sup>(2)</sup>	CN34PUE <sup>(2)</sup>	CN33PUE <sup>(2)</sup>	CN32PUE <sup>(2)</sup>	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These bits are available only on 28-pin devices

2: These bits are available only on 44-pin devices

#### TABLE 4-13: MSSP1 (I<sup>2</sup>C<sup>™</sup>/SPI) REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP1BUF	200h		—	_		—	_	_				MSSP1 Re	eceive Buffer	r/Transmit F	Register			00xx
SSP1CON1	202h	—	—	—	—	—	—	_	_	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP1CON2	204h	—	—	—	—	—	—	_	_	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP1CON3	206h	—	—	—	—	—	—	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP1STAT	208h	—	-	_	—	-	_	_	_	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000
SSP1ADD	20Ah	-	—	-	-	—	-	—	—	MSSP1 Address Register in I <sup>2</sup> C Slave Mode 00 MSSP1 Baud Rate Reload Register in I <sup>2</sup> C Master Mode							0000	
SSP1MSK	20Ch	_	—	_	_	_	_	_		MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	00FF

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

#### TABLE 4-14: MSSP2 (I<sup>2</sup>C<sup>™</sup>/SPI) REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP2BUF <sup>(1)</sup>	210h	—	_	_	—		—	_		MSSP2 Receive Buffer/Transmit Register 0							00xx	
SSP2CON1 <sup>(1)</sup>	212h	—	—	—	_	_	—		—	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP2CON2 <sup>(1)</sup>	214h	—	_	—	_	_	—		—	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP2CON3 <sup>(1)</sup>	216h	—	_	—	_	_	—		—	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP2STAT <sup>(1)</sup>	218h	-	_	—	—	_	_	-	—	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000
SSP2ADD <sup>(1)</sup>	21Ah	—	—	—	—	—	—		—	MSSP2 Address Register in I <sup>2</sup> C Slave Mode 000 MSSP2 Baud Rate Reload Register in I <sup>2</sup> C Master Mode						0000		
SSP2MSK <sup>(1)</sup>	21Ch	_	_	_	_		_	_	_	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	OOFF

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

#### 5.5.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time by erasing the programmable row. The general process is:

- 1. Read a row of program memory (32 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase a row (see Example 5-1):
  - a) Set the NVMOPx bits (NVMCON<5:0>) to '011000' to configure for row erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
  - c) Write 55h to NVMKEY.
  - d) Write AAh to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 32 instructions from data RAM into the program memory buffers (see Example 5-1).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOPx bits to '000100' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 55h to NVMKEY.
  - c) Write AAh to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as displayed in Example 5-5.

EXAMPLE 5-1:	ERASING A PROGRAM MEMORY ROW – ASSEMBLY LANGUAGE CODE

;	Set up NVMCO	N for row erase operation		
	MOV	#0x4058, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Init pointer	to row to be ERASED		
	MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize in-page EA[15:0] pointer
	TBLWTL	W0, [W0]	;	Set base address of erase block
	DISI	#5	;	Block all interrupts
				for next 5 instructions
	MOV	#0x55, W0		
	MOV	W0, NVMKEY	;	Write the 55 key
	MOV	#0xAA, W1	;	
	MOV	W1, NVMKEY	;	Write the AA key
	BSET	NVMCON, #WR	;	Start the erase sequence
	NOP		;	Insert two NOPs after the erase
	NOP		;	command is asserted

#### EXAMPLE 5-2: ERASING A PROGRAM MEMORY ROW – 'C' LANGUAGE CODE

```
// C example using MPLAB C30
                                                             // Variable located in Pgm Memory, declared as a
int __attribute__ ((space(auto_psv))) progAddr = 0x1234;
                                                             // global variable
   unsigned int offset;
//Set up pointer to the first memory location to be written
   TBLPAG = __builtin_tblpage(&progAddr);
                                                             // Initialize PM Page Boundary SFR
   offset = __builtin_tbloffset(&progAddr);
                                                             // Initialize lower word of address
    __builtin_tblwtl(offset, 0x0000);
                                                             // Set base address of erase block
                                                             // with dummy latch write
   NVMCON = 0 \times 4058;
                                                             // Initialize NVMCON
   asm("DISI #5");
                                                              // Block all interrupts for next 5 instructions
     _builtin_write_NVM();
                                                              // C30 function to perform unlock
                                                             // sequence and set WR
```

**IFS1: INTERRUPT FLAG STATUS REGISTER 1** 

**REGISTER 8-6:** 

R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0	U-0
U2TXIF	U2RXIF	INT2IF	CCT4IF	CCT3IF	_	<u> </u>	_
bit 15							bit 8
U-0	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS
	CCP5IF	—	INT1IF	CNIF	CMIF	BCL1IF	SSP1IF
bit 7							bit 0
Logondi			ra Cattabla bit				
Legena:	, bit	HS = Haluwal			aantad hit raar		
n = Value at		'1' = Bit is set	DIL	$0^{\circ} = \text{Bit is clear}$	ared	v – Bitis unkn	
	TOR				areu		OWIT
bit 15	U2TXIF: UAR	T2 Transmitter	Interrupt Flag	Status bit			
Sit 10	1 = Interrupt r	equest has occ	curred	clatue sit			
	0 = Interrupt r	equest has not	occurred				
bit 14	U2RXIF: UAR	RT2 Receiver In	nterrupt Flag St	atus bit			
	1 = Interrupt r	equest has occ	curred				
hit 12		equest has not	Coccurred				
DIL 13	1 = Interrupt r	request has occ	riay Status Dit Surred				
	0 = Interrupt r	equest has not	occurred				
bit 12	CCT4IF: Capt	ture/Compare 4	4 Timer Interru	ot Flag Status b	pit		
	1 = Interrupt r	equest has occ	curred				
	0 = Interrupt r	equest has not	occurred				
bit 11	CCT3IF: Capi	ture/Compare 3	3 Timer Interru	pt Flag Status b	bit		
	1 = Interrupt r 0 = Interrupt r	equest has occ equest has not	currea coccurred				
bit 10-7	Unimplement	ted: Read as 'd	)'				
bit 6	CCP5IF: Cap	ture/Compare &	5 Event Interru	pt Flag Status b	bit		
	1 = Interrupt r	equest has occ	curred				
	0 = Interrupt r	equest has not	occurred				
bit 5	Unimplement	ted: Read as 'o	)'				
bit 4	INT1IF: Exter	nal Interrupt 1	Flag Status bit				
	1 = Interrupt r 0 = Interrupt r	equest has occ	occurred				
bit 3	CNIF: Input C	hange Notifica	tion Interrupt F	lag Status bit			
	1 = Interrupt r	equest has occ	curred				
	0 = Interrupt r	equest has not	occurred				
bit 2	CMIF: Compa	arator Interrupt	Flag Status Bit	:			
	1 = Interrupt r	equest has occ	curred				
bit 1			Collision Interr	unt Elaa Status	bit		
DILI	1 = Interrupt r	equest has occ		upi riag Sialus	bit		
	0 = Interrupt r	equest has not	occurred				
bit 0	SI2C1IF: MSS	SP1 SPI/I <sup>2</sup> C Ev	ent Interrupt F	lag Status bit			
	1 = Interrupt r	equest has occ	curred				
	0 = Interrupt r	equest has not	occurred				

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	_	BCL2IP2	BCL2IP1	BCL2IP0
bit 15					•		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	SSP2IP2	SSP2IP1	SSP2IP0	—	—	_	—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as '	)'				
bit 10-8	BCL2IP<2:0>	<mark>.:</mark> MSSP2 I <sup>2</sup> C™	Bus Collision	Interrupt Priori	ty bits		
	111 = Interru	pt is Priority 7 (	highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 7	Unimplemen	ted: Read as '	)'				
bit 6-4	SSP2IP<2:0>	: MSSP2 SPI/I	<sup>2</sup> C Event Inter	rupt Priority bits	6		
	111 = Interru	pt is Priority 7 (	highest priority	r interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 3-0	Unimplemen	ted: Read as '	)'				

#### REGISTER 8-28: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

### 9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on oscillator configuration, refer to the *"PIC24F Family Reference Manual"*, **"Oscillator with 500 kHz Low-Power FRC"** (DS39726).

The oscillator system for the PIC24FV16KM204 family of devices has the following features:

 A total of five external and internal oscillator options as clock sources, providing 11 different clock modes.

- On-chip 4x Phase Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources.
- Software-controllable switching between various clock sources.
- Software-controllable postscaler for selective clocking of CPU for system power savings.
- System frequency range declaration bits for External Clock (EC) mode. When using an EC source, the current consumption is reduced by setting the declaration bits to the expected frequency range.
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown.

A simplified diagram of the oscillator system is shown in Figure 9-1.



#### FIGURE 9-1: PIC24FXXXXX FAMILY CLOCK DIAGRAM

#### 11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The maximum open-drain voltage allowed is the same as the maximum VIH specification.

#### 11.2 Configuring Analog Port Pins

The use of the ANSx and TRISx registers controls the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRISx bit set (input). If the TRISx bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORTx register, all pins configured as analog input channels will read as cleared (a low level). Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

#### 11.2.1 ANALOG SELECTION REGISTER

I/O pins with shared analog functionality, such as A/D inputs and comparator inputs, must have their digital inputs shut off when analog functionality is used. Note that analog functionality includes an analog voltage being applied to the pin externally.

To allow for analog control, the ANSx registers are provided. There is one ANSx register for each port (ANSA, ANSB and ANSC). Within each ANSx register, there is a bit for each pin that shares analog functionality with the digital I/O functionality.

If a particular pin does not have an analog function, that bit is unimplemented. See Register 11-1 to Register 11-3 for implementation.

#### **REGISTER 11-1:** ANSA: PORTA ANALOG SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	ANSA4 <sup>(1)</sup>	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 ANSA<4:0>: Analog Select Control bits<sup>(1)</sup>

1 = Digital input buffer is not active (use for analog input)

0 = Digital input buffer is active

Note 1: The ANSA4 bit is not available on 20-pin devices.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_				_	_	_
bit 15							bit 8
R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/Ā	P <sup>(1)</sup>	S <sup>(1)</sup>	R/W	UA	BF
bit 7	L		I	-	L		bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-8	Unimpleme	nted: Read as 'o	)'				
bit 7	SMP: Slew I	Rate Control bit					
	In Master or	<u>Slave mode:</u>	and for Stand	ard Spood mode	(100 kHz and	1 MU-)	
	0 = Slew rate	e control is enab	led for High-S	peed mode (40)	0 kHz)	1 1011 12)	
bit 6	CKE: SMBu	s Select bit	Ū		,		
	In Master or	Slave mode:					
	1 = Enables	SMBus-specific	inputs				
	0 = Disables	SIVIBUS-Specific	nputs				
DIT 5	D/A: Data/A	adress bit					
	Reserved.	<u>bue.</u>					
	In Slave mo	de:					
	1 = Indicates	s that the last by	te received or	transmitted was	s data		
<b>L:1</b>	0 = Indicates	s that the last by )	te received or	transmitted was	saddress		
DIL 4	$\mathbf{P}$ : Stop bit $\mathbf{P}$	, s that a Ston hit I	nas haan data	icted last			
	0 = Stop bit	was not detected	d last				
bit 3	S: Start bit <sup>(1</sup>	)					
	1 = Indicates	s that a Start bit I	has been dete	cted last			
	0 = Start bit	was not detected	d last				
bit 2	R/W: Read/	Write Information	ı bit				
	In Slave mo	<u>de:</u> (2)					
	0 = Write						
	In Master me	<u>ode:</u> (3)					
	1 = Transmit	t is in progress					
hit 1		Address hit (40	SS Dit Slove med				
	1 = Indicated	Audress Dil (10-	Dit Slave 11100	the address in	the SSPvADD	register	
	0 = Address	does not need t	o be updated				
Note 1:	This bit is cleare	d on Reset and	when SSPEN	is cleared.			
2:	This bit holds the	e R/W bit inform	ation following	the last addres	s match. This l	oit is only valid	from the
_	address match t	o the next Start I	bit, Stop bit or	not ACK bit.			
2.	UDing this hit wi	THE CLAI DOCA		or ∧(`k∢∟Niwill in	dianta if tha M	SCUVIC in Activ	o modo

#### REGISTER 14-2: SSPxSTAT: MSSPx STATUS REGISTER (I<sup>2</sup>C<sup>™</sup> MODE)

**3:** ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

#### 15.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UARTx:
  - a) Write the appropriate values for data, parity and Stop bits.
  - b) Write the appropriate baud rate value to the UxBRG register.
  - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write the data byte to the lower byte of the UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then, the user may set UTXEN. This will cause the serial bit stream to begin immediately, because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

#### 15.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UARTx (as described in **Section 15.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

## 15.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an Auto-Baud Sync byte.

- 1. Configure the UARTx for the desired mode.
- 2. Set UTXEN and UTXBRK this sets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

#### 15.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UARTx (as described in Section 15.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UARTx.
- 3. A receive interrupt will be generated when one or more data characters have been received, as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

#### 15.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-To-Send (UxCTS) and Request-To-Send (UxRTS) are the two hardware controlled pins that are associated with the UARTx module. These two pins allow the UARTx to operate in Simplex and Flow Control modes. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

#### 15.7 Infrared Support

The UARTx module provides two types of infrared UARTx support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder.

As the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

#### 15.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the UxBCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. When UEN<1:0> = 11, the UxBCLK pin will output the 16x baud clock if the UARTx module is enabled; it can be used to support the IrDA codec chip.

## 15.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UARTx has full implementation of the IrDA encoder and decoder as part of the UARTx module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	R/W-0	R/W-0	R/W-0	r-0	U-0	R/W-0	R/W-0					
ASEN <sup>(1)</sup>	LPEN	CTMREQ	BGREQ	r	—	ASINT1	ASINT0					
bit 15							bit 8					
r												
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
—	_		—	WM1	WM0	CM1	CM0					
bit 7							bit 0					
Legend		r - Reserved k	nit									
R = Read	ahle hit	W = Writable k	h	II = I Inimplem	ented hit read	as 'O'						
-n = Value	at POR	'1' = Rit is set		$0^{\circ} = \text{Bit is clear}$	ured	x = Bit is unkn	IOWD					
					lica		own					
bit 15	ASEN: A/D A	uto-Scan Enable	e bit <sup>(1)</sup>									
	1 = Auto-sca	n is enabled										
	0 = Auto-sca	n is disabled										
bit 14	LPEN: A/D Lo	w-Power Enabl	e bit									
	1 = Returns to Low-Power mode after scan 0 = Remains in Full-Power mode after scan											
hit 13	0 = Remains in Full-Power mode after scan CTMREO: CTMLI Request bit											
bit 10	CIMREQ: CIMU Request bit 1 = CTMU is enabled when the A/D is enabled and active											
	0 = CTMU is not enabled by the A/D											
bit 12	BGREQ: Ban	d Gap Request	bit									
	1 = Band gap	is enabled whe	en the A/D is e	nabled and activ	/e							
1.11.4.4	0 = Band gap	is not enabled	by the A/D									
DIT 11	Reserved: Ma	aintain as '0'										
		Ied: Read as '0'	a a h a l d D a t a at)		b:to							
DIL 9-8		Auto-Scan (Thr	esnoid Detect) Id Dotoct soci		Dits	id compare has	occurred					
	10 = Interrupt	after a valid co	mpare has occ	urred	ieleu aliu a vai	iu compare nas	occurred					
	01 = Interrupt	after a Thresho	Id Detect sequ	ience has comp	leted							
	00 = No interi	upt										
bit 7-4	Unimplement	ted: Read as '0'										
bit 3-2	WM<1:0>: A/	D Write Mode bi	ts									
	11 = Reserve 10 = Auto-cor	a moare only (cor	version result	s are not save	hut interrunt	s are generated	d when a valid					
	match, a	is defined by the	CMx and AS	NTx bits, occurs	5)	e ale generate.						
	01 = Convert	and save (conve	ersion results a	are saved to loca	ations as deterr	nined by the reo	gister bits when					
	a match = 1 eqacy (	, as defined by t	ne Civix bits, o ersion data is s	ccurs) aved to a locati	on determined	by the buffer re	gister bits)					
bit 1-0	CM<1:0>: A/[	Compare Mod	e bits				9.0101 0.10)					
	11 = Outside	Window mode (v	alid match occ	curs if the conve	rsion result is ou	utside of the win	dow defined by					
	the corre	sponding buffer	pair)									
	10 = Inside W	/Indow mode (va Inding buffer pair	alid match occl	irs if the convers	sion result is ins	side the window	defined by the					
	01 = Greater	Than mode (valie	/ d match occurs	if the result is gr	eater than the v	alue in the corre	sponding buffer					
	register)			-								
	00 = Less That	an mode (valid ma	atch occurs if th	e result is less th	an the value in th	ne correspondin	g butter register)					
Note 1:	When using au	to-scan with Th	reshold Detect	(ASEN = 1), do	not configure	the sample cloc	k source to					
	Auto-Convert n the sample clo	node (SSRC<3: ck source (SSR	0> = 7). Any ot C<3:0> = 7), m	her available SS nake sure ASEN	SRC selection is I is cleared.	s valid. To use a	uto-convert as					

#### REGISTER 19-4: AD1CON5: A/D CONTROL REGISTER 5

### 20.0 8-BIT DIGITAL-TO-ANALOG CONVERTER (DAC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*. Device-specific information in this data sheet supersedes the information in the *"PIC24F Family Reference Manual"*.

PIC24FV16KM204 family devices include two 8-bit Digital-to-Analog Converters (DACs) for generating analog outputs from digital data. A simplified block diagram for a single DAC is shown in Figure 20-1. Both of the DACs are identical. The DAC generates an analog output voltage based on the digital input code, according to the formula:

 $V \text{DAC} = \frac{V \text{DACREF} \times \text{DACxDAT}}{256}$ 

where *V*DAC is the analog output voltage and *V*DACREF is the reference voltage selected by DACREF<1:0>.

Each DAC includes these features:

- Precision 8-bit resistor ladder for high accuracy
- Fast settling time, supporting 1 Msps effective sampling rates
- · Buffered output voltage
- Three user-selectable voltage reference options
- Multiple conversion Trigger options, plus a manual convert-on-write option
- · Left and right justified input data options
- User-selectable Sleep and Idle mode operation

When using the DAC, it is recommended to set the ANSx and TRISx bits for the DACx output pin to configure it as an analog output. See **Section 11.2** "**Configuring Analog Port Pins**" for more information.

#### FIGURE 20-1: SINGLE DACX SIMPLIFIED BLOCK DIAGRAM



#### 24.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module.

When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON1L<12>), the internal current source is connected to the B input of Comparator 2. A Capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the Comparator Voltage Reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. While CVREF is greater than the voltage on CDELAY, the CTPLS pin is high.

When the voltage on CDELAY equals CVREF, CTPLS goes low. With Comparator 2 configured as the second edge, this stops the CTMU from charging. In this state event, the CTMU automatically connects to ground. The IDISSEN bit doesn't need to be set and cleared before the next CTPLS cycle.

Figure 24-3 illustrates the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTED1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

## FIGURE 24-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



#### REGISTER 25-9: DEVREV: DEVICE REVISION REGISTER

U-0	U-0	U-0	U-0	U-0 U-0		U-0	U-0		
—	—	—	—			—	—		
bit 23							bit 16		
U-0	U-0	U-0	U-0	U-0 U-0		U-0	U-0		
—	—	—	—	—	—	—	—		
bit 15 bit 8									
U-0	U-0	U-0	U-0	R	R	R	R		
_	—	—	—	REV3	REV2	REV1	REV0		
bit 7 bit 0									
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			

bit 23-4 Unimplemented: Read as '0'

bit 3-0 **REV<3:0>:** Minor Revision Identifier bits

### 27.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FV16KM204 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FV16KM204 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

#### Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss (PIC24FXXKMXXX)	-0.3V to +4.5V
Voltage on VDD with respect to Vss (PIC24FVXXKMXXX)	0.3V to +6.5V
Voltage on any combined analog and digital pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on MCLR/VPP pin with respect to Vss	-0.3V to +9.0V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin <sup>(1)</sup>	250 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports <sup>(1)</sup>	200 mA

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 27-1).

**†** Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### FIGURE 27-9: BROWN-OUT RESET CHARACTERISTICS



## TABLE 27-25: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 1.6 2.0 Operating temperature -4 -4				8V to 3.6V (PIC24F16KM204) 0V to 5.5V (PIC24FV16KM204) $0^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $0^{\circ}C \le TA \le +125^{\circ}C$ for Extended
Param No.	Symbol	Characteristic	Min.	Typ <sup>(1)</sup>	Max.	Units	Conditions
SY10	TmcL	MCLR Pulse Width (low)	2	_	_	μS	
SY11	TPWRT	Power-up Timer Period	50	64	90	ms	
SY12	TPOR	Power-on Reset Delay	1	5	10	μS	
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	_	100	ns	
SY20 Twdt	Watchdog Timer Time-out	0.85	1.0	1.15	ms	1.32 prescaler	
		Period	3.4	4.0	4.6	ms	1:128 prescaler
SY25	TBOR	Brown-out Reset Pulse Width	1	-	_	μS	
SY35	TFSCM	Fail-Safe Clock Monitor Delay	-	2.0	2.3	μs	
SY45	TRST	Internal State Reset Time	—	5	—	μS	
SY50	TVREG	On-Chip Voltage Regulator Output Delay	_	10	—	μS	(Note 2)
SY55	TLOCK	PLL Start-up Time	—	100	—	μS	
SY65	Tost	Oscillator Start-up Time	_	1024	—	Tosc	
SY71	Трм	Program Memory Wake-up Time	—	1	—	μs	Sleep wake-up with PMSLP = 0
SY72	Tlvr	Low-Voltage Regulator Wake-up Time		250	—	μS	

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This applies to PIC24FV16KMXXX devices only.

#### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-052C Sheet 1 of 2

#### 48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-153A Sheet 1 of 2

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support