

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 22x10b/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-UQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16km204-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-5: PIC24FV16KM204 FAMILY PINOUT DESCRIPTION (CONTINUED)

			F					FV					
			Pin Numb	er				Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
RB9	13	18	15	1	1	13	18	15	1	1	I/O	ST	PORTB Pins
RB10	—	21	18	8	9	_	21	18	8	9	I/O	ST	PORTB Pins
RB11	—	22	19	9	10	_	22	19	9	10	I/O	ST	PORTB Pins
RB12	15	23	20	10	11	15	23	20	10	11	I/O	ST	PORTB Pins
RB13	16	24	21	11	12	16	24	21	11	12	I/O	ST	PORTB Pins
RB14	17	25	22	14	15	17	25	22	14	15	I/O	ST	PORTB Pins
RB15	18	26	23	15	16	18	26	23	15	16	I/O	ST	PORTB Pins
RC0	—	_		25	27	_			25	27	I/O	ST	PORTC Pins
RC1	—	_	_	26	28	_	_	_	26	28	I/O	ST	PORTC Pins
RC2	—	_	_	27	29	_	_	_	27	29	I/O	ST	PORTC Pins
RC3	—	_	_	36	39	_	_	_	36	39	I/O	ST	PORTC Pins
RC4	—	_	_	37	40	_	_	_	37	40	I/O	ST	PORTC Pins
RC5	—	_	_	38	41	_	_	_	38	41	I/O	ST	PORTC Pins
RC6	—	_	_	2	2	_	_	_	2	2	I/O	ST	PORTC Pins
RC7	—	_	_	3	3	_	_	_	3	3	I/O	ST	PORTC Pins
RC8	—	_	_	4	4	_	_	_	4	4	I/O	ST	PORTC Pins
RC9	—	_	_	5	5	_	_	_	5	5	I/O	ST	PORTC Pins
REFO	18	26	23	15	16	18	26	23	15	16	0	_	Reference Clock Output
RTCC	—	25	22	14	15	_	25	22	14	15	0	_	Real-Time Clock/Calendar Output
SCK1	15	22	19	9	10	15	22	19	9	10	I/O	ST	MSSP1 SPI Clock
SDI1	17	21	18	8	9	17	21	18	8	9	Ι	ST	MSSP1 SPI Data Input
SDO1	16	24	21	11	12	16	24	21	11	12	0		MSSP1 SPI Data Output
SS1	18	26	23	15	16	18	26	23	15	16	I	ST	MSSP1 SPI Slave Select Input
SCK2	—	14	11	38	41	_	14	11	38	41	I/O	ST	MSSP2 SPI Clock
SDI2	—	19	16	36	39	_	19	16	36	39	Ι	ST	MSSP2 SPI Data Input
SDO2	—	15	12	37	40	—	15	12	37	40	0		MSSP2 SPI Data Output
SS2	—	23	20	35	38	_	23	20	35	38	Ι	ST	MSSP2 SPI Slave Select Input

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, $I^2C^{TM} = I^2C/SMBus$ input buffer

	REGISTER 3-2:	CORCON: CPU CONTROL REGISTER
--	---------------	------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_		—		—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0, HSC	R/W-0	U-0	U-0
—	—		—	IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0

Legend:	C = Clearable bit	HSC = Hardware Settable	e/Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
	 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space is visible in Data Space
	0 = Program space is not visible in Data Space
bit 1-0	Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware division for 16-bit divisor.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

6.0 DATA EEPROM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on data EEPROM, refer to the *"PIC24F Family Reference Manual"*, **"Data EEPROM"** (DS39720).

The data EEPROM memory is a Nonvolatile Memory (NVM), separate from the program and volatile data RAM. Data EEPROM memory is based on the same Flash technology as program memory, and is optimized for both long retention and a higher number of erase/write cycles.

The data EEPROM is mapped to the top of the user program memory space, with the top address at program memory address, 7FFE00h to 7FFFFh. The size of the data EEPROM is 256 words in PIC24FXXXXX devices.

The data EEPROM is organized as 16-bit-wide memory. Each word is directly addressable, and is readable and writable during normal operation over the entire VDD range.

Unlike the Flash program memory, normal program execution is not stopped during a data EEPROM program or erase operation.

The data EEPROM programming operations are controlled using the three NVM Control registers:

- NVMCON: Nonvolatile Memory Control Register
- NVMKEY: Nonvolatile Memory Key Register
- NVMADR: Nonvolatile Memory Address Register

6.1 NVMCON Register

The NVMCON register (Register 6-1) is also the primary control register for data EEPROM program/erase operations. The upper byte contains the control bits used to start the program or erase cycle and the flag bit to indicate if the operation was successfully performed. The lower byte of NVMCOM configures the type of NVM operation that will be performed.

6.2 NVMKEY Register

The NVMKEY is a write-only register that is used to prevent accidental writes or erasures of data EEPROM locations.

To start any programming or erase sequence, the following instructions must be executed first, in the exact order provided:

- 1. Write 55h to NVMKEY.
- 2. Write AAh to NVMKEY.

After this sequence, a write will be allowed to the NVMCON register for one instruction cycle. In most cases, the user will simply need to set the WR bit in the NVMCON register to start the program or erase cycle. Interrupts should be disabled during the unlock sequence.

The MPLAB® C30 C compiler provides a defined library procedure (builtin_write_NVM) to perform the unlock sequence. Example 6-1 illustrates how the unlock sequence can be performed with in-line assembly.

EXAMPLE 6-1: DATA EEPROM UNLOCK SEQUENCE

	rrupts For 5 instruc	ctions
asm volatile	("disi #5");	
//Issue Unlock	Sequence	
asm volatile	("mov #0x55, W0	\n"
	"mov W0, NVMKEY	\n"
	"mov #0xAA, W1	\n"
	"mov W1, NVMKEY	\n");
// Perform Wri	te/Erase operations	
asm volatile	("bset NVMCON, #WR	\n"
	"nop	\n"
	"nop	\n");

7.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Resets, refer to the "PIC24F Family Reference Manual", "Reset with Programmable Brown-out Reset" (DS39728).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDTR: Watchdog Timer Reset
- · BOR: Brown-out Reset
- LPBOR: Low-Power BOR
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 7-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on Power-on Reset (POR) and unchanged by all other Resets.


Note: Refer to the specific peripheral or Section 3.0 "CPU" of this data sheet for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 7-1). A Power-on Reset will clear all bits except for the BOR and POR bits (RCON<1:0>) which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer (WDT) and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

FIGURE 7-1: RESET SYSTEM BLOCK DIAGRAM



Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

TABLE 8-1:TRAP VECTOR DETAILS

TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS

			ΑΙΥΤ	Interrupt Bit Locations			
Interrupt Source	Vector Number	IVT Address	Address	Flag	Enable	Priority	
ADC1 – ADC1 Convert Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>	
CLC1	96	0000D4h	0001D4h	IFS6<0>	IEC6<0>	IPC24<2:0>	
CLC2	97	0000D6h	0001D6h	IFS6<1>	IEC6<1>	IPC24<6:4>	
Comparator Interrupt	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>	
СТМИ	77	0000AEh	0001AEh	IFS4<13>	IEC4<13>	IPC19<6:4>	
DAC1 – Buffer Update	78	0000B0h	0001B0h	IFS4<14>	IEC4<14>	IPC19<10:8>	
DAC2 – Buffer Update	79	0000B2h	0001B2h	IFS4<15>	IEC4<15>	IPC19<14:12>	
HLVD – High/Low-Voltage Detect	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC18<2:0>	
ICN – Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>	
INT0 – External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>	
INT1 – External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>	
INT2 – External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>	
MCCP1 – Capture/Compare	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>	
MCCP1 – Time Base	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>	
MCCP2 – Capture/Compare	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>	
MCCP2 – Time Base	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>	
MCCP3 – Capture/Compare	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>	
MCCP3 – Time Base	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>	
MSSP1 – Bus Collision Interrupt	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>	
MSSP1 – I ² C™/SPI Interrupt	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>	
MSSP2 – Bus Collision Interrupt	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>	
MSSP2 – I ² C/SPI Interrupt	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>	
NVM – NVM Write Complete	15	000032h	000132h	IFS0<15>	IEC0<15>	IPC3<14:12>	
RTCC – Real-Time Clock/Calendar	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>	
SCCP4 – Capture/Compare	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>	
SCCP4 – Time Base	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>	
SCCP5 – Capture/Compare	22	000040h	000140h	IFS1<6>	IEC1<6>	IPC5<10:8>	
SCCP5 – Time Base	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>	
TMR1 – Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>	
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>	
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>	
UART1RX – UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>	
UART1TX – UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>	
UART2RX – UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>	
UART2TX – UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>	
ULPWU – Ultra Low-Power Wake-up	80	0000B4h	0001B4h	IFS5<0>	IEC5<0>	IPC20<2:0>	

REGISTER 8-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0, HSC
—	—	—	—	—	—		DC ⁽¹⁾
bit 15							bit 8

R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	OV ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:	HSC = Hardware Settable/0	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				

bit 15-9 Unimplemented: Read as '0'

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)
	111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled
	110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13)
	100 = CPU Interrupt Priority Level is 4 (12)
	011 = CPU Interrupt Priority Level is 3 (11)
	010 = CPU Interrupt Priority Level is 2 (10)
	001 = CPU Interrupt Priority Level is 1 (9)
	000 = CPU Interrupt Priority Level is 0 (8)

Note 1: See Register 3-1 for the description of these bits, which are not dedicated to interrupt control functions.

- 2: The IPL<2:0> bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the Interrupt Priority Level if IPL3 = 1.
- 3: The IPLx Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

Note: Bit 8 and bits 4 through 0 are described in Section 3.0 "CPU".

REGISTER 8-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—			—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0, HSC	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽²⁾	PSV ⁽¹⁾	—	—
bit 7							bit 0

Legend:	C = Clearable bit	HSC = Hardware Settal	HSC = Hardware Settable/Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-4 Unimplemented: Read as '0'

bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽²⁾ 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less

bit 1-0 Unimplemented: Read as '0'

Note 1: See Register 3-2 for the description of this bit, which is not dedicated to interrupt control functions.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

Note: Bit 2 is described in Section 3.0 "CPU".

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
0-0	NVMIP2	NVMIP1	NVMIP0	0-0	0-0	0-0	0-0
 bit 15				—	_	_	 bit
							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
=							
bit 15 bit 14-12	-	ited: Read as ' : NVM Interrup					
	• • 001 = Interru 000 = Interru	pt is Priority 7(pt is Priority 1 pt source is dis	abled	.,			
bit 11-7	-	ted: Read as '					
bit 6-4	111 = Interru • • 001 = Interru	A/D Conversic pt is Priority 7 (pt is Priority 1 pt source is dis	highest priority	terrupt Priority I / interrupt)	bits		
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0		➤: UART1 Trans pt is Priority 7 (
		pt is Priority 1 pt source is dis	abled				

REGISTER 8-22: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

R-0	U-0	R/W-0	U-0	R-0	R-0	R-0	R-0
CPUIRQ		VHOLD		ILR3	ILR2	ILR1	ILR0
bit 15							bit 8
U-0						R-0	
 bit 7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0 bit 0
							511 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		errupt Request	-				
		upt request have the version of the			been Acknowl	eagea by the	CPU (this will
		upt request is l			(independency)		
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	VHOLD: Vect	or Hold bit					
					rupt is Stored ir		
			ntain the value	e of the highe	st priority pend	ding interrupt, i	instead of the
	current in		tain the value	of the last Ac	knowledged int	orrupt (last into	vrupt that has
					ther interrupts a		nupt that has
bit 12	Unimplemen	ted: Read as '	0'				
bit 11-8	ILR<3:0>: Ne	w CPU Interru	pt Priority Leve	el bits			
	1111 = CPU	Interrupt Priorit	ty Level is 15				
	•						
	•						
	0001 = CPU	Interrupt Priorit	ty Level is 1				
	0000 = CPU	Interrupt Priori	ty Level is 0				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-0	VECNUM<6:0	0>: Vector Nun	nber of Pendin	g Interrupt bits	i		
	0111111 = In	terrupt vector	pending is Nur	mber 135			
	•						
	•						
		terrupt vector					
	0000000 = In						

REGISTER 8-35: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

10.2.2 IDLE MODE

Idle mode includes these features:

- · The CPU will stop executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.6 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

10.2.3.1 Power-on Resets (PORs)

VDD voltage is monitored to produce PORs. When a true POR occurs, the entire device is reset.

10.3 Ultra Low-Power Wake-up

The Ultra Low-Power Wake-up (ULPWU) on pin, RB0, allows a slow falling voltage to generate an interrupt without excess current consumption.

To use this feature:

- 1. Charge the capacitor on RB0 by configuring the RB0 pin to an output and setting it to '1'.
- 2. Stop charging the capacitor by configuring RB0 as an input.
- 3. Discharge the capacitor by setting the ULPEN and ULPSINK bits in the ULPWCON register.
- 4. Configure Sleep mode.
- 5. Enter Sleep mode.

When the voltage on RB0 drops below VIL, the device wakes up and executes the next instruction.

This feature provides a low-power technique for periodically waking up the device from Sleep mode.

The time-out is dependent on the discharge time of the RC circuit on RB0.

When the ULPWU module wakes the device from Sleep mode, the ULPWUIF bit (IFS5<0>) is set. Software can check this bit upon wake-up to determine the wake-up source.


See Example 10-2 for initializing the ULPWU module.

EXAMPLE 10-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

```
//********
// 1. Charge the capacitor on RBO
TRISBbits.TRISB0 = 0;
  LATBbits.LATB0 = 1;
  for(i = 0; i < 10000; i++) Nop();</pre>
//2. Stop Charging the capacitor
   on RBO
11
//*******************************
  TRISBbits.TRISB0 = 1;
//3. Enable ULPWU Interrupt
IFS5bits.ULPWUIF = 0;
IEC5bits.ULPWUIE = 1;
IPC21bits.ULPWUIP = 0x7;
//*********************************
//4. Enable the Ultra Low Power
11
   Wakeup module and allow
11
  capacitor discharge
ULPWCONbits.ULPEN = 1;
  ULPWCONbit.ULPSINK = 1;
//5. Enter Sleep Mode
 11
  Sleep();
//for sleep, execution will
//resume here
```

A series resistor, between RB0 and the external capacitor provides overcurrent protection for the AN2/ULPWU/RB0 pin and enables software calibration of the time-out (see Figure 10-1).

FIGURE 10-1: SERIES RESISTOR



A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired delay in Sleep. This technique compensates for the affects of temperature, voltage and component accuracy. The peripheral can also be configured as a simple, programmable Low-Voltage Detect (LVD) or temperature sensor.

REGISTER 11-2: ANSB: PORTB ANALOG SELECTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	R/W-1	R/W-1
ANSB15	ANSB14	ANSB13	ANSB12	—		ANSB9	ANSB8
bit 15							bit 8

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSB7	ANSB6 ⁽¹⁾	ANSB5 ⁽¹⁾	ANSB4	ANSB3 ⁽¹⁾	ANSB2	ANSB1	ANSB0
bit 7							bit 0

Legend

Legena:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-12 **ANSB<15:12>:** Analog Select Control bits 1 = Digital input buffer is not active (use for analog input)

- 0 = Digital input buffer is active
- bit 11-10 Unimplemented: Read as '0'
- bit 9-0 ANSB<9:0>: Analog Select Control bits⁽¹⁾
 - 1 = Digital input buffer is not active (use for analog input)
 - 0 = Digital input buffer is active
- Note 1: The ANSB<6:5,3> bits are not available on 20-pin devices.

REGISTER 11-3: ANSC: PORTC ANALOG SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
—	—	—	—	—	ANSC2 ^(1,2)	ANSC1 ^(1,2)	ANSC0 ^(1,2)
bit 7							bit 0
Legend:							

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 ANSC<2:0>: Analog Select Control bits^(1,2)

- 1 = Digital input buffer is not active (use for analog input)
- 0 = Digital input buffer is active

Note 1: These bits are not implemented in 20-pin devices.

2: These bits are not implemented in 28-pin devices.

SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C[™] MODE) REGISTER 14-4: U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SSPM0⁽²⁾ SSPOV SSPEN⁽¹⁾ CKP SSPM3⁽²⁾ SSPM2(2) SSPM1⁽²⁾ WCOL bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' bit 7 WCOL: Write Collision Detect bit In Master Transmit mode: 1 = A write to the SSPxBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software) 0 = No collisionIn Slave Transmit mode: 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision In Receive mode (Master or Slave modes): This is a "don't care" bit. bit 6 SSPOV: Master Synchronous Serial Port Receive Overflow Indicator bit In Receive mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software) 0 = No overflow In Transmit mode: This is a "don't care" bit in Transmit mode. SSPEN: Master Synchronous Serial Port Enable bit⁽¹⁾ bit 5 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins 0 = Disables the serial port and configures these pins as I/O port pins bit 4 CKP: SCLx Release Control bit In Slave mode: 1 = Releases clock 0 = Holds clock low (clock stretch), used to ensure data setup time In Master mode: Unused in this mode. SSPM<3:0>: Master Synchronous Serial Port Mode Select bits⁽²⁾ bit 3-0 1111 = I^2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled 1110 = I^2C Slave mode, 7-bit address with Start and Stop bit interrupts enabled $1011 = I^2C$ Firmware Controlled Master mode (Slave Idle) 1000 = I^2C Master mode, Clock = Fosc/(2 * ([SSPxADD] + 1))⁽³⁾ 0111 = I^2C Slave mode, 10-bit address $0110 = I^2C$ Slave mode, 7-bit address Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.

- 2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.
- 3: SSPxADD values of 0, 1 or 2 are not supported when the Baud Rate Generator is used with I²C mode.

NOTES:

REGISTER 15-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0, HSC	R-1, HSC
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1, HSC	R-0, HSC	R-0, HSC	R/C-0, HS	R-0, HSC
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	HC = Hardware Clearable bit		
HS = Hardware Settable bit	C = Clearable bit	HSC = Hardware Settable/Clearable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits


- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
- bit 14 UTXINV: IrDA[®] Encoder Transmit Polarity Inversion bit

bit 14	UTXINV: IrDA [®] Encoder Transmit Polarity Inversion bit
	<u>If IREN = 0:</u>
	1 = UxTX Idle '0'
	0 = UxTX Idle '1'
	<u>If IREN = 1:</u>
	1 = UxTX Idle '1'
	0 = UxTX Idle '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: UARTx Transmit Break bit
	 1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: UARTx Transmit Enable bit
	 1 = Transmit is enabled; UxTX pin is controlled by UARTx 0 = Transmit is disabled; any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by the PORT register
bit 9	UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift Register is empty and the transmit buffer is empty (the last transmission has completed)
	0 = Transmit Shift Register is not empty; a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
	 11 = Interrupt is set on an RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on an RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters

REGISTER 16-2:	RTCPWC: RTCC CONFIGURATION REGISTER 2 ⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PWCEN	PWCPOL	PWCCPRE	PWCSPRE	RTCCLK1 ⁽²⁾	RTCCLK0 ⁽²⁾	RTCOUT1	RTCOUT0				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—		—	—	—	—				
bit 7							bit C				
Legend:											
R = Reada	hle hit	W = Writable	hit	II = I Inimpleme	nted bit, read as	ʻ ∩ '					
-n = Value		'1' = Bit is set		'0' = Bit is cleare		x = Bit is unkr	own				
					50						
bit 15	PWCEN: Po	wer Control Er	able bit								
		1 = Power control is enabled									
	0 = Power co	ontrol is disable	ed								
bit 14	PWCPOL: P	ower Control F	Polarity bit								
	1 = Power control output is active-high										
		0 = Power control output is active-low									
bit 13		PWCCPRE: Power Control/Stability Prescaler bits									
	 1 = PWC stability window clock is divide-by-2 of source RTCC clock 0 = PWC stability window clock is divide-by-1 of source RTCC clock 										
bit 12		2		2							
	PWCSPRE: Power Control Sample Prescaler bits 1 = PWC sample window clock is divide-by-2 of source RTCC clock										
				oy-1 of source R							
bit 11-10	RTCCLK<1:	0>: RTCC Clo	ck Select bits ⁽²	2)							
				CC clock, which i	s used for all RT	CC timer opera	itions.				
	00 = External Secondary Oscillator (SOSC) 01 = Internal LPRC Oscillator										
	10 = External power line source – 50 Hz										
		al power line so									
bit 9-8	RTCOUT<1:	RTCOUT<1:0>: RTCC Output Select bits									
		Determines the source of the RTCC pin output.									
	00 = RTCC	•									
		01 = RTCC seconds clock 10 = RTCC clock									
	11 = Power (control									
bit 7-0	Unimpleme	nted: Read as	' 0 '								
Note 1:	The RTCPWC	register is only	affected by a	POR							
			-	r bits the Secon	da Valua ragiatar	should also be	writton to				

2: When a new value is written to these register bits, the Seconds Value register should also be written to properly reset the clock prescalers in the RTCC.



REGISTER 17-3: CLCxSEL: CLCx INPUT MUX SELECT REGISTER

U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
—	DS42	DS41	DS40	_	DS32	DS31	DS30		
oit 15							bit		
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
	DS22	DS21	DS20		DS12	DS11	DS10		
bit 7	0022	0021	0020		0012	0011	bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown		
bit 15 bit 14-12	-	n ted: Read as ' Data Selection M		Delection bits					
	101 = Digital 100 = CTML For CLC1: 011 = SPI1 \$ 010 = Comp 001 = CLC2 000 = CLCIN For CLC2: 011 = SPI2 \$ 010 = Comp 001 = CLC1 000 = CLCIN	011 = SPI1 SDIx 010 = Comparator 3 output 001 = CLC2 output 000 = CLCINB I/O pin							
bit 11	-	nted: Read as '							
bit 10-8	111 = MCCF 110 = MCCF 101 = Digital For CLC1: 100 = UART 011 = SPI1 \$ 010 = Comp 001 = CLC1 000 = CLCIN For CLC2: 100 = UART 011 = SPI2 \$	1 RX SDOx arator 2 output output NA I/O pin 2 RX SDOx	ent Flag (CCP	3IF)					
	001 = CLC2								
bit 7	001 = CLC2 000 = CLCIN	output							

19.1 A/D Control Registers

The 12-bit A/D Converter module uses up to 43 registers for its operation. All registers are mapped in the data memory space.

19.1.1 CONTROL REGISTERS

Depending on the specific device, the module has up to eleven control and status registers:

- AD1CON1: A/D Control Register 1
- AD1CON2: A/D Control Register 2
- AD1CON3: A/D Control Register 3
- AD1CON5: A/D Control Register 5
- AD1CHS: A/D Sample Select Register
- AD1CHITH and AD1CHITL: A/D Scan Compare Hit Registers
- AD1CSSH and AD1CSSL: A/D Input Scan Select Registers
- AD1CTMENH and AD1CTMENL: CTMU Enable Registers

The AD1CON1, AD1CON2 and AD1CON3 registers (Register 19-1, Register 19-2 and Register 19-3) control the overall operation of the A/D module. This includes enabling the module, configuring the conversion clock and voltage reference sources, selecting the sampling and conversion Triggers, and manually controlling the sample/convert sequences. The AD1CON5 register (Register 19-4) specifically controls features of the Threshold Detect operation, including its function in power-saving modes.

The AD1CHS register (Register 19-5) selects the input channels to be connected to the S/H amplifier. It also allows the choice of input multiplexers and the selection of a reference source for differential sampling.

The AD1CHITH and AD1CHITL registers (Register 19-6 and Register 19-7) are semaphore registers used with Threshold Detect operations. The status of individual bits, or bit pairs in some cases, indicates if a match condition has occurred. AD1CHITL is always implemented, whereas AD1CHITH may not be implemented in devices with 16 or fewer channels.

The AD1CSSH/L registers (Register 19-8 and Register 19-9) select the channels to be included for sequential scanning.

The AD1CTMENH/L registers (Register 19-10 and Register 19-11) select the channel(s) to be used by the CTMU during conversions. Selecting a particular channel allows the A/D Converter to control the CTMU (particularly, its current source) and read its data through that channel. AD1CTMENL is always implemented, whereas AD1CTMENH may not be implemented in devices with 16 or fewer channels.

19.1.2 A/D RESULT BUFFERS

The module incorporates a multi-word, dual port buffer, called ADC1BUFx. Each of the locations is mapped into the data memory space and is separately addressable. The buffer locations are referred to as ADC1BUF0 through ADC1BUFx (x = up to 17).

The A/D result buffers are both readable and writable. When the module is active (AD1CON<15> = 1), the buffers are read-only and store the results of A/D conversions. When the module is inactive (AD1CON<15> = 0), the buffers are both readable and writable. In this state, writing to a buffer location programs a conversion threshold for Threshold Detect operations.

Buffer contents are not cleared when the module is deactivated with the ADON bit (AD1CON1<15>). Conversion results and any programmed threshold values are maintained when ADON is set or cleared.

23.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Comparator Voltage Reference, refer to the "PIC24F Family Reference Manual", "Comparator Voltage Reference Module" (DS39709).

23.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides a range of output voltages with 32 distinct levels.

The comparator voltage reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.






FIGURE 27-17: MSSPx I²C[™] BUS START/STOP BITS TIMING WAVEFORMS




TABLE 27-35:	I ² C [™] BUS START/STOP BITS REQUIREMENTS (MASTER MODE)
--------------	--

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)			Repeated Start condition	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is generated	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—			
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
	Hold Time		400 kHz mode	2(Tosc)(BRG + 1)	_			