

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	16КВ (5.5К х 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 22x10b/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16km204-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.4 EASY MIGRATION

The PIC24FV16KM204 family devices have two variants. The KM20X variant provides the full feature set of the device, while the KM10X offers a reduced peripheral set, allowing for the balance of features and cost (refer to Table 1-1). Both variants allow for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also helps in migrating to the next larger device. This is true when moving between devices with the same pin count, different die variants, or even moving from 20-pin or 28-pin devices to 44-pin/48-pin devices.

The PIC24F family is pin compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple to the powerful and complex, yet still selecting a Microchip device.

1.2 Other Special Features

- Communications: The PIC24FV16KM204 family incorporates a range of serial communication peripherals to handle a range of application requirements. There is an MSSP module which implements both SPI and I²C™ protocols, and supports both Master and Slave modes of operation for each. Devices also include one of two UARTs with built-in IrDA[®] encoders/decoders.
- Analog Features: Select members of the PIC24FV16KM204 family include two 8-bit Digital-to-Analog Converters which offer support in Idle mode, and left and right justified input data, as well as up to two operational amplifiers with selectable power and speed modes.
- Real-Time Clock/Calendar (RTCC): This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- 12-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, and faster sampling speed. The 16-deep result buffer can be used either in Sleep, to reduce power, or in Active mode to improve throughput.
- Charge Time Measurement Unit (CTMU) Interface: The PIC24FV16KM204 family includes the new CTMU interface module, which can be used for capacitive touch sensing, proximity sensing, and also for precision time measurement and pulse generation. The CTMU can also be connected to the operational amplifiers to provide active guarding, which provides increased robustness in the presence of noise in capacitive touch applications.

1.3 Details on Individual Family Members

Devices in the PIC24FV16KM204 family are available in 20-pin, 28-pin, 44-pin and 48-pin packages. The general block diagram for all devices is shown in Figure 1-1.

Members of the PIC24FV16KM204 family are available as both standard and high-voltage devices. High-voltage devices, designated with an "FV" in the part number (such as PIC24FV16KM204), accommodate an operating VDD range of 2.0V to 5.5V and have an on-board voltage regulator that powers the core. Peripherals operate at VDD.

Standard devices, designated by "F" (such as PIC24F16KM204), function over a lower VDD range of 1.8V to 3.6V. These parts do not have an internal regulator, and both the core and peripherals operate directly from VDD.

The PIC24FV16KM204 family may be thought of as two different device groups, both offering slightly different sets of features. These differ from each other in multiple ways:

- · The size of the Flash program memory
- The number of external analog channels available
- The number of Digital-to-Analog Converters
- · The number of operational amplifiers
- The number of analog comparators
- The presence of a Real-Time Clock and Calendar (RTCC)
- The number and type of CCP modules (i.e., MCCP vs. SCCP)
- The number of serial communication modules (both MSSPs and UARTs)
- The number of Configurable Logic Cell (CLC) modules

The general differences between the different sub-families are shown in Table 1-1 and Table 1-2.

A list of the pin features available on the PIC24FV16KM204 family devices, sorted by function, is provided in Table 1-5.

FIGURE 2-1:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24FV16KM204 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- VCAP pins (see Section 2.4 "Voltage Regulator Pin (VCAP)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

MINIMUM CONNECTIONS C2⁽²⁾ Vdd Vss ₹R1 VDD R2 MCLR VCAP (1) C1 PIC24FV16KM204 Vdd Vss C6⁽²⁾ C3(2) VDD Vss AVDD AVSS /SS 20/

RECOMMENDED

Key (all values are recommendations):

C5⁽²⁾

C1 through C6: 0.1 $\mu\text{F},$ 20V ceramic

C7: 10 µF, 16V tantalum or ceramic

R1: 10 kΩ

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pin (VCAP)" for an explanation of VCAP pin connections.
 - 2: The example shown is for a PIC24F device with five VDD/Vss and AVDD/AVss pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

C4(2)

DAM 0		DAM 0			11.0	11.0	D/M/ 0	
	0-0				0-0	0-0		
bit 15		ADTIE	OTIXIE	OTIVIL			bit 8	
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
CCT1IE	CCP4IE	CCP3IE		T1IE	CCP2IE	CCP1IE	INT0IE	
bit 7							bit 0	
Legend:	a hit		L:4		a anta d hit was a			
R = Readabl		vv = vvritable	DIT	U = Unimplem	nented bit, read	$10 \text{ as} 10^{\circ}$		
	FUR				areu		lown	
bit 15	NVMIE: NVM	Interrupt Enab	le bit					
	1 = Interrupt r	equest is enab	led					
	0 = Interrupt r	request is not e	nabled					
bit 14	Unimplemen	ted: Read as '	0'					
bit 13	AD1IE: A/D C	Conversion Cor	nplete Interrup	t Enable bit				
	1 = Interrupt r	equest is enab	led					
hit 12		equest is not e	napieu	blo bit				
DIL 12		equest is enab	linterrupt ⊏na lod					
	0 = Interrupt r	request is not e	nabled					
bit 11	U1RXIE: UAF	RT1 Receiver II	nterrupt Enable	e bit				
	1 = Interrupt r	equest is enab	led					
	0 = Interrupt r	equest is not e	nabled					
bit 10-9	Unimplemen	ted: Read as '	0'					
bit 8	CCT2IE: Cap	ture/Compare	2 Timer Interru	ipt Enable bit				
	1 = Interrupt r	equest is enab	led					
hit 7	CCT1IE: Can	ture/Compare	1 Timer Interru	int Enable hit				
bit i	1 = Interrupt r	request is enab	led					
	0 = Interrupt r	request is not e	nabled					
bit 6	CCP4IE: Cap	ture/Compare	4 Event Interru	ipt Enable bit				
	1 = Interrupt r	equest is enab	led					
hit 5		equest is not e	2 Event Interru	unt Encollo hit				
DIL 5	1 = Interrunt r	equest is enab	led					
	0 = Interrupt r	request is not e	nabled					
bit 4	Unimplemen	ted: Read as '	0'					
bit 3	T1IE: Timer1	Interrupt Enab	le bit					
	1 = Interrupt r	equest is enab	led					
	0 = Interrupt r	equest is not e	nabled					
bit 2	CCP2IE: Cap	ture/Compare	2 Event Interru	ipt Enable bit				
	1 = Interrupt r	request is enab	led					
bit 1	CCP1IF: Cap	ture/Compare	1 Event Interri	int Enable bit				
	1 = Interrupt r	request is enab	led					
	0 = Interrupt r	equest is not e	nabled					
bit 0	INTOIE: Exter	nal Interrupt 0	Enable bit					
	1 = Interrupt r	equest is enab	led					
	0 = Interrupt r	equest is not e	nabled					

REGISTER 8-12: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

R-0	U-0	R/W-0	U-0	R-0	R-0	R-0	R-0	
CPUIRQ	—	VHOLD	_	ILR3	ILR2	ILR1	ILR0	
bit 15							bit 8	
-								
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
_	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15	CPUIRQ: Inte	errupt Request	from Interrupt	Controller CP	U bit			
	1 = An interr	upt request ha	is occurred b	ut has not yet	been Acknowl	edged by the	CPU (this will	
	happen v	vhen the CPU	priority is high	er than the inte	errupt priority)			
		upt request is in		eagea				
bit 14	Unimplemen	ted: Read as '	0'					
bit 13	VHOLD: Vector Hold bit							
	$\frac{\text{Allows vector}}{1 = \text{VECNUM}}$	<u>Number Capti</u>	<u>tain the value</u>	<u>ges which intei</u> e of the highe	rupt is Stored in	ting interrupt	<6:0> DITS: instead of the	
	current in	nterrupt		e of the highe	st priority perio	ing interrupt,		
	0 = VECNUM	/I<6:0> will con	tain the value	of the last Ac	knowledged int	errupt (last inte	errupt that has	
	occurred	with higher pri-	ority than the	CPU, even if o	ther interrupts a	are pending)		
bit 12	Unimplemen	ted: Read as '	0'					
bit 11-8	ILR<3:0>: Ne	w CPU Interru	pt Priority Lev	el bits				
	1111 = CPU	Interrupt Priorit	y Level is 15					
	•							
	•							
	0001 = CPU 0000 = CPU	Interrupt Priorit Interrupt Priorit	y Level is 1 y Level is 0					
bit 7	Unimplemen	ted: Read as '	0'					
bit 6-0	VECNUM<6:0	0>: Vector Num	ber of Pendir	ng Interrupt bits	6			
	0111111 = I n	nterrupt vector	pending is Nu	mber 135				
	•							
	•							
	0000001 = In	nterrupt vector i	oendina is Nu	mber 9				
	0000000 = In	nterrupt vector	pending is Nu	mber 8				

REGISTER 8-35: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

NOTES:

10.5 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption. Meanwhile, the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

10.6 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMDx Control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMDx bits for a module, disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect, and read values will be invalid. Many peripheral modules have a corresponding PMDx bit.

In contrast, disabling a module by clearing its XXXEN bit, disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as when the PMDx bits are used. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature disables the module while in Idle mode, allowing further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

SYNC<4:0>	Synchronization Source
00000	None; Timer with Rollover on CCPxPR Match or FFFFh
00001	MCCP1 or SCCP1 Sync Output
00010	MCCP2 or SCCP2 Sync Output
00011	MCCP3 or SCCP3 Sync Output
00100	MCCP4 or SCCP4 Sync Output
00101	MCCP5 or SCCP5 Sync Output
00110 to 01010	Unused
01011	Timer1 Sync Output ⁽¹⁾
01100 to 10000	Unused
10001	CLC1 Output ⁽¹⁾
10010	CLC2 Output ⁽¹⁾
10011 to 11010	Unused
11011	A/D ⁽¹⁾
11110	Unused
11111	None; Timer with Auto-Rollover (FFFFh \rightarrow 0000h)

TABLE 13-6: SYNCHRONIZATION SOURCES

Note 1: These sources are only available when the source module is being used in a Synchronous mode.

REGISTER 13-5: CCPxCON3L: CCPx CONTROL 3 LOW REGISTERS ⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—		—	—	—	—	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	DT5	DT4	DT3	DT2	DT1	DT0	
bit 7		•			•		bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			iown	
bit 15-6	Unimplemen	ted: Read as 'o	כי					
bit 5-0 DT<5:0>: CCPx Dead-Time Select bits								

111111 = Insert 63 dead-time delay periods between complementary output signals
 11110 = Insert 62 dead-time delay periods between complementary output signals
 000010 = Insert 2 dead-time delay periods between complementary output signals
 000001 = Insert 1 dead-time delay period between complementary output signals
 000001 = Dead-time logic is disabled

Note 1: This register is implemented in MCCPx modules only.

16.2.4 RTCC CONTROL REGISTERS

REGISTER 16-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0 HSC	R-0 HSC	R/W-0	R/W-0	R/W-0	
RTCEN ⁽²⁾	_	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0	
bit 15							bit 8	
]	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	
bit 7	L		L				bit 0	
Legend:		HSC = Hardw	are Settable/C	learable bit				
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 15	RTCEN: RTC	C Enable bit ⁽²⁾						
	1 = RTCC m	odule is enable odule is disable	a ed					
bit 14		ted: Read as ')'					
bit 13	RTCWREN: F	RTCC Value Re	aisters Write E	Enable bit				
	 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user 							
bit 12	bit 12 RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.							
bit 11	HALFSEC: H 1 = Second h 0 = First half	alf Second Stan alf period of a period of a sec	tus bit ⁽³⁾ second ond					
bit 10	RTCOE: RTC	C Output Enab	ole bit					
	1 = RTCC ou 0 = RTCC ou	tput is enabled tput is disabled	1					
bit 9-8	RTCPTR<1:0	>: RTCC Value	e Register Wind	dow Pointer bits	6			
	Points to the c	corresponding F <1:0> value dec	RTCC Value reg crements on ev	gisters when rea ery read or write	ading the RTC\ e of RTCVALH	ALH and RTC until it reaches	/ALL registers.	
	RTCVAL<15:8 00 = MINUTE 01 = WEEKD 10 = MONTH 11 = Reserve	<u>3>:</u> SS AY d						
	RTCVAL<7:05 00 = SECON 01 = HOURS 10 = DAY 11 = YEAR	<u>>:</u> DS						

Note 1: The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 19-1: AD1CON1: A/DA/D CONTROL REGISTER 1 (CONTINUED)

- bit 3
 Unimplemented: Read as '0'

 bit 2
 ASAM: A/D Sample Auto-Start bit

 1 = Sampling begins immediately after the last conversion; SAMP bit is auto-set

 0 = Sampling begins when the SAMP bit is manually set

 bit 1
 SAMP: A/D Sample Enable bit

 1 = A/D Sample-and-Hold amplifiers are sampling
 0 = A/D Sample-and-Hold amplifiers are holding
- bit 0 DONE: A/D Conversion Status bit
 - 1 = A/D conversion cycle has completed
 - 0 = A/D conversion cycle has not started or is in progress
- **Note 1:** This version of the TMR1 Trigger allows A/D conversions to be triggered from TMR1 while the device is operating in Sleep mode. The SSRC<3:0> = 0101 option allows conversions to be triggered in Run or Idle modes only.

R/W-0	R-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	EXTSAM	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15		-			•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0
bit 7							bit 0
Legend:		r = Reserved	bit				
R = Readable	e bit	W = Writable	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14 bit 13 bit 12-8	ADRC: A/D C 1 = RC clock 0 = Clock is c EXTSAM: Ex 1 = A/D is sti 0 = A/D is fin Reserved: M SAMC<4:0>: 11111 = 31 ⁻¹	Conversion Cloc derived from the tended Samplir Il sampling afte ished sampling aintain as '0' Auto-Sample T TAD	k Source bit e system clock ng Time bit r SAMP = 0 Time Select bit	S			
bit 7-0	00001 = 1 T/ 00000 = 0 T/ ADCS<7:0>: 11111111-0: 00111111 = 0 00000001 = : 00000000 = :	AD AD A/D Conversion 1000000 = Res 64 * TCY = TAD 2 * TCY = TAD TCY = TAD	n Clock Select served	bits			

REGISTER 19-3: AD1CON3: A/D CONTROL REGISTER 3

19.3 Transfer Function

The transfer functions of the A/D Converter in 12-bit resolution are shown in Figure 19-3. The difference of the input voltages (VINH – VINL) is compared to the reference ((VR+) – (VR-)).

- The first code transition occurs when the input voltage is ((VR+) (VR-))/4096 or 1.0 LSb.
- The '0000 0000 0001' code is centered at VR- + (1.5 * ((VR+) (VR-))/4096).

- The '0010 0000 0000' code is centered at VREFL + (2048.5 * ((VR+) – (VR-))/4096).
- An input voltage less than VR- + (((VR-) – (VR-))/4096) converts as '0000 0000 0000'.
- An input voltage greater than (VR-) + (4095 ((VR+) – (VR-))/4096) converts as '1111 1111 1111'.



FIGURE 19-3: 12-BIT A/D TRANSFER FUNCTION

REGISTER 25-9: DEVREV: DEVICE REVISION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 23							bit 16	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	R	R	R	R	
_	—	—	—	REV3	REV2	REV1	REV0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	(1' = Bit is set (0' = Bit is cleared x = Bit is unknown)			iown			

bit 23-4 Unimplemented: Read as '0'

bit 3-0 **REV<3:0>:** Minor Revision Identifier bits

27.1 DC Characteristics





FIGURE 27-2: PIC24F16KM204 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)



DC CHARACTERISTICS		Standard	l Operatin g tempera	g Conditio ture	to 3.6V (PIC24F16KM204) to 5.5V (PIC24FV16KM204) $C \leq TA \leq +85^{\circ}C$ for Industrial $C \leq TA \leq +125^{\circ}C$ for Extended			
Param No.	Sym	Characteristic	Min Typ ⁽¹⁾ Max Units Condition			litions		
	Vol	Output Low Voltage						
DO10		All I/O Pins	—	—	0.4	V	IOL = 8.0 mA	VDD = 4.5V
			—	—	0.4	V	IOL = 4.0 mA	VDD = 3.6V
			—	—	0.4	V	IOL = 3.5 mA	VDD = 2.0V
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 2.0 mA	VDD = 4.5V
			—	—	0.4	V	IOL = 1.2 mA	VDD = 3.6V
			—	—	0.4	V	IOL = 0.4 mA	VDD = 2.0V
	Vон	Output High Voltage						
DO20		All I/O Pins	3.8	—	—	V	Iон = -3.5 mA	VDD = 4.5V
			3	—	—	V	Iон = -3.0 mA	VDD = 3.6V
			1.6	_	—	V	Іон = -1.0 mA	VDD = 2.0V
DO26		OSC2/CLKO	3.8	—	—	V	Іон = -2.0 mA	VDD = 4.5V
			3	—	—	V	Іон = -1.0 mA	VDD = 3.6V
			1.6	_	_	V	Іон = -0.5 mA	VDD = 2.0V

TABLE 27-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-11: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating	Standard Operating Conditions:1.8V to 3.6V (PIC24F16KM204)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Max Units Conditions			
		Program Flash Memory							
D130	Ер	Cell Endurance	10,000 ⁽²⁾	_	—	E/W			
D131	Vpr	VDD for Read	VMIN	_	3.6	V	VMIN = Minimum operating voltage		
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms			
D134	Tretd	Characteristic Retention	40	_	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current During Programming	—	10	—	mA			

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Self-write and block erase.



28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS				
Dimensior	Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		1.27 BSC		
Overall Height	A	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D		17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensior	MIN	NOM	MAX		
Contact Pitch	Е		0.65 BSC		
Optional Center Pad Width	W2			6.60	
Optional Center Pad Length	T2			6.60	
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Width (X44)	X1			0.35	
Contact Pad Length (X44)	Y1			0.85	

G

0.25

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

Distance Between Pads

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-153A Sheet 1 of 2

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62077-358-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.