

Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	8KB (2.75K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv08km101-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)

		Pin Features
44-Pin TQFP/QFN ⁽¹⁾	Pin	PIC24FXXKMX04 PIC24FVXXKMX04
∞ ८ ७ 0 ° ∿ 0 4 0 0 4	1	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/ /CLC10/CTED4/CN21/RB9
RB3 RB4 RB5 RB5 RB5 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3	2	U1RX/ /CN18/RC6
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	3	U1TX/ /CN17/RC7
RB9 1 33 RB4		/CN20/RC8
RC6 2 32 RA8 RC7 3 31 RA3		IC4/OC2F/CTED7/CN19/RC9
RC7 3 31 RA3 RC8 4 30 RA2	6	IC1/ / /CTED3/CN9/RA7
RC9 5 PIC24FXXKMX04 29 Vss	7	/OC1A/CTED1/INT2/CN8/RA6 VCAP or VDDCORE
RA7 6 28 VDD RA6 7 27 RC2	8	PGED2/SDI1/OC1C/CTED11/CN16/RB10
RB10 8 26 RC1	9	PGEC2/SCK1/OC2A/CTED9/CN15/RB11
RB11 9 25 RC0 RB12 10 24 RB3		/AN12/HLVDIN/ /CTED2/ /AN12/HLVDIN/ /CTED2/INT2/ CN14/RB12 CN14/RB12
RB13 11 23 RB2		/ /AN11/SD01/OC1D/CTPLS/CN13/RB13
221011111111111111111111111111111111111	12	/ /CN35/RA10
RA10 RA11 RB15 AVDD AVDD RA10 RA10 RA10 RA10 RA10 RA10 RA10 RA10	13	/ /CTED8/CN36/RA11
	14	/CVREF/ / /AN10/ / /C1OUT/OCFA/CTED5/INT1/CN12/
RA10 RA11 RB14 RB14 AV815 AV815 AV815 MOCLR/RA5 RA01 RA10 RA10 RA10 RA10 RA10 RA11 RA10 RA11 RA10 RA11		RB14
	15	/ /AN9/ /REFO/SS1/TCKIA/CTED6/CN11/RB15
	16	AVss
	17	AVDD
	18	MCLR/Vpp/RA5
	19	CVREF+/VREF+/ /AN0/ /CN2/ CVREF+/VREF+/ /AN0/ / RA0 CTED1/CN2/RA0 CTED
	20	CVREF-/VREF-/AN1/CN3/RA1
	21	PGED1/AN2/CTCMP/ULPWU/C1IND/ / / /CN4/RB0
	22	PGEC1/ / /AN3/C1INC/ / /CTED12/CN5//RB1
	23	/ /AN4/C1INB/ / /TCKIB/CTED13/CN6/RB2
	24	/AN5/C1INA/ / /CN7/RB3
	25	AN6/CN32/RC0
	26	AN7/CN31/RC1
	27	AN8/CN10/RC2
	28	VDD
	29	
	30 31	OSCI/CLKI/AN13/CN30/RA2 OSCO/CLKO/AN14/CN29/RA3
	32	OSCO/CLRO/AN 14/CN29/RAS
	32	SOSCI/AN15/ / /CN1/RB4
	33	SOSCO/SCLKI/AN16/PWRLCLK/ /CN0/RA4
	34	/CN34/RA9
	36	/CN28/RC3
	37	/CN25/RC4
	38	/CN26/RC5
Legend: Values in indicate pin	39	Vss
function differences between	40	VDD
PIC24F(V)XXKM202 and	41	PGED3/AN17/ASDA1/OC1E/CLCINA/CN27/RB5
		PGEC3/AN18/ASCL1/OC1F/CLCINB/CN24/RB6
PIC24F(V)XXKM102 devices.	42	FGEG3/ANTO/AGGET/OCTF/GEGIND/GN24/RD0
Note 1: Exposed pad on underside of	42 43	AN19/INT0/CN23/RB7 AN19/ /OC1A/INT0/CN23/RB7
	12	

TABLE 1-1:	DEVICE FEATURES FOR THE PIC24F16KM204 FAMILY
------------	--

TABLE 1-1: DEVICE FEATURES FO	R THE PIC24F16		•	
Features	PIC24F16KM204	PIC24F08KM204	PIC24F16KM202	PIC24F08KM202
Operating Frequency		DC-3	2 MHz	
Program Memory (bytes)	16K	8K	16K	8K
Program Memory (instructions)	5632	2816	5632	2816
Data Memory (bytes)		20)48	
Data EEPROM Memory (bytes)		5	12	
Interrupt Sources (soft vectors/NMI traps)		40 (36/4)	
Voltage Range		1.8-	3.6V	
I/O Ports	PORTA< PORTB< PORTC	:15:0>	-	RTA<7:0> RTB<15:0>
Total I/O Pins	38			24
Timers	(One 16-bit timer, f		I1 Ps with up to tv	vo 16/32 timers each)
Capture/Compare/PWM modules MCCP SCCP			3 2	
Serial Communications MSSP UART			2 2	
Input Change Notification Interrupt	37			23
12-Bit Analog-to-Digital Module (input channels)	22	22	19	19
Analog Comparators		:	3	
8-Bit Digital-to-Analog Converters			2	
Operational Amplifiers			2	
Charge Time Measurement Unit (CTMU)		Y	es	
Real-Time Clock and Calendar (RTCC)		Y	es	
Configurable Logic Cell (CLC)			2	
Resets (and delays)		on, Hardware Tra		, Illegal Opcode, tion Word Mismatch
Instruction Set	76 Base Inst	ructions, Multiple	e Addressing N	lode Variations
Packages	44-Pin QFI 48-Pin L			28-Pin SOP/SOIC/QFN

TABLE 1-5: PIC24FV16KM204 FAMILY PINOUT DESCRIPTION (CONTINUED)

TADLE 1-5.			F				,	FV	,				
			Pin Numb	er				Pin Numb	er		-		
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
CTED1	11	20	17	7	7	11	2	27	19	21	Ι	ST	CTMU Trigger Edge Inputs
CTED2	15	23	20	10	11	15	23	20	10	11	I	ST	CTMU Trigger Edge Inputs
CTED3	_	19	16	6	6	_	19	16	6	6	I	ST	CTMU Trigger Edge Inputs
CTED4	13	18	15	1	1	13	18	15	1	1	I	ST	CTMU Trigger Edge Inputs
CTED5	17	25	22	14	15	17	25	22	14	15	I	ST	CTMU Trigger Edge Inputs
CTED6	18	26	23	15	16	18	26	23	15	16	I	ST	CTMU Trigger Edge Inputs
CTED7	_		_	5	5			_	5	5	I	ST	CTMU Trigger Edge Inputs
CTED8	—		_	13	14			—	13	14	I	ST	CTMU Trigger Edge Inputs
CTED9	_	22	19	9	10		22	19	9	10	I	ST	CTMU Trigger Edge Inputs
CTED10	12	17	14	44	48	12	17	14	44	48	I	ST	CTMU Trigger Edge Inputs
CTED11	—	21	18	8	9		21	18	8	9	I	ST	CTMU Trigger Edge Inputs
CTED12	5	5	2	22	24	5	5	2	22	24	I	ST	CTMU Trigger Edge Inputs
CTED13	6	6	3	23	25	6	6	3	23	25	I	ST	CTMU Trigger Edge Inputs
CTPLS	16	24	21	11	12	16	24	21	11	12	0	_	CTMU Pulse Output
CVREF	17	25	22	14	15	17	25	22	14	15	0	ANA	Comparator Voltage Reference Output
CVREF+	2	2	27	19	21	2	2	27	19	21	Ι	ANA	Comparator Voltage Reference Positive Input
CVREF-	3	3	28	20	22	3	3	28	20	22	Ι	ANA	Comparator Voltage Reference Negative Input
DAC1OUT	—	23	20	10	11		23	20	10	11	0	ANA	DAC1 Output
DAC1REF+	_	2	27	19	21		2	27	19	21	I	ANA	DAC1 Positive Voltage Reference Input
DAC2OUT	_	25	22	14	15	_	25	22	14	15	0	ANA	DAC2 Output
DAC2REF+	_	26	23	15	16	_	26	23	15	16	Ι	ANA	DAC2 Positive Voltage Reference Input
HLVDIN	15	23	20	10	11	15	23	20	10	11	Ι	ANA	External High/Low-Voltage Detect Input
IC1	14	19	16	6	6	11	19	16	6	6	Ι	ST	MCCP1 Input Capture Input
IC2	13	18	15	1	1	13	18	15	1	1	Ι	ST	MCCP2 Input Capture Input
IC3	_	23	20	13	14	_	23	20	13	14	Ι	ST	MCCP3 Input Capture Input
IC4	_	14	11	5	5	_	14	11	5	5	I	ST	SCCP4 Input Capture Input
IC5	_	15	12	12	13		15	12	12	13	Ι	ST	SCCP5 Input Capture Input
INT0	11	16	13	43	47	11	16	13	43	47	Ι	ST	External Interrupt 0 Input
INT1	17	25	22	14	15	17	25	22	14	15	Ι	ST	External Interrupt 1 Input
INT2	14	20	17	7	7	15	23	20	10	11	I	ST	External Interrupt 2 Input

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, $I^2C^{TM} = I^2C/SMBus$ input buffer

TABLE 1-5: PIC24FV16KM204 FAMILY PINOUT DESCRIPTION (CONTINUED)

TABLE 1-5.			F				<u> </u>	FV	,				
		I	Pin Numb	er			I	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
OSCI	7	9	6	30	33	7	9	6	30	33	Ι	ANA	Primary Oscillator Input
OSCO	8	10	7	31	34	8	10	7	31	34	0	ANA	Primary Oscillator Output
PGEC1	5	5	2	22	24	5	5	2	22	24	I/O	ST	ICSP Clock 1
PGED1	4	4	1	21	23	4	4	1	21	23	I/O	ST	ICSP Data 1
PGEC2	2	22	19	9	10	2	22	19	9	10	I/O	ST	ICSP Clock 2
PGED2	3	21	18	8	9	3	21	18	8	9	I/O	ST	ICSP Data 2
PGEC3	10	15	12	42	46	10	15	12	42	46	I/O	ST	ICSP Clock 3
PGED3	9	14	11	41	45	9	14	11	41	45	I/O	ST	ICSP Data 3
PWRLCLK	10	12	9	34	37	10	12	9	34	37	Ι	ST	RTCC Power Line Clock Input
RA0	2	2	27	19	21	2	2	27	19	21	I/O	ST	PORTA Pins
RA1	3	3	28	20	22	3	3	28	20	22	I/O	ST	PORTA Pins
RA2	7	9	6	30	33	7	9	6	30	33	I/O	ST	PORTA Pins
RA3	8	10	7	31	34	8	10	7	31	34	I/O	ST	PORTA Pins
RA4	10	12	9	34	37	10	12	9	34	37	I/O	ST	PORTA Pins
RA5	1	1	26	18	19	1	1	26	18	19	I/O	ST	PORTA Pins
RA6	14	20	17	7	7	_		_	_	_	I/O	ST	PORTA Pins
RA7	_	19	16	6	6	_	19	16	6	6	I/O	ST	PORTA Pins
RA8	—	—		32	35	—		—	32	35	I/O	ST	PORTA Pins
RA9	—	—		35	38	—		—	35	38	I/O	ST	PORTA Pins
RA10	_	_	_	12	13	_	_	—	12	13	I/O	ST	PORTA Pins
RA11	_	_	_	13	14	_	_	—	13	14	I/O	ST	PORTA Pins
RB0	4	4	1	21	23	4	4	1	21	23	I/O	ST	PORTB Pins
RB1	5	5	2	22	24	5	5	2	22	24	I/O	ST	PORTB Pins
RB2	6	6	3	23	25	6	6	3	23	25	I/O	ST	PORTB Pins
RB3	_	7	4	24	26	_	7	4	24	26	I/O	ST	PORTB Pins
RB4	9	11	8	33	36	9	11	8	33	36	I/O	ST	PORTB Pins
RB5	—	14	11	41	45	_	14	11	41	45	I/O	ST	PORTB Pins
RB6	—	15	12	42	46	_	15	12	42	46	I/O	ST	PORTB Pins
RB7	11	16	13	43	47	11	16	13	43	47	I/O	ST	PORTB Pins
RB8	12	17	14	44	48	12	17	14	44	48	I/O	ST	PORTB Pins

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I²C[™] = I²C/SMBus input buffer

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] devices and improve Data Space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all EA calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, the data memory and the registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register, which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed, but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow the users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the Data Space is addressable indirectly. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing (MDA) with a 16-bit address field. For PIC24FV16KM204 family devices, the entire implemented data memory lies in Near Data Space (NDS).

4.2.4 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by that module. Much of the SFR space contains unused addresses; these are read as '0'. The SFR space, where the SFRs are actually implemented, is provided in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is provided in Table 4-3 through Table 4-26.

				SFR Space A	ddress			
	xx00	xx20	xx40	xx60	xx80	xxA0	xxC0	xxE0
000h		Core		ICN		Interrupts		_
100h	Timers	CLC			MCCP	/SCCP		
200h	MSSP	UART	Op Amp	DAC	—	—	۱/	0
300h		A/D/C	CMTU		—	—	—	—
400h	—	—	—	—	—	—	—	ANSEL
500h	—	—	—	—	—	—	—	—
600h	—	RTCC/Comp	—	Band Gap		-	_	
700h	_	—	System/ HLVD	—	—	_	—	

TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block.

TABLE 4-17: OP AMP 1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
AMP1CON ⁽¹⁾	24Ah	AMPEN	_	AMPSIDL	AMPSLP	_	_	_	—	SPDSEL	_	NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: This registers are available only on PIC24F(V)16KM2XX devices.

TABLE 4-18: OP AMP 2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
AMP2CON ⁽¹⁾	24Ch	AMPEN	_	AMPSIDL	AMPSLP	_	_	_	_	SPDSEL	—	NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: This registers are available only on PIC24F(V)16KM2XX devices.

TABLE 4-19: DAC1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DAC1CON	1) 274h	DACEN	-	DACSIDL	DACSLP	DACFM	-	SRDIS	DACTRIG	DACOE	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0	0000
DAC1DAT ⁽) 276h	DACDAT15 ⁽²⁾	DACDAT14 ⁽²⁾	DACDAT13(2)	DACDAT12(2)	DACDAT11(2)	DACDAT10(2)	DACDAT9(2)	DACDAT8(2)	DACDAT7 ⁽²⁾	DACDAT6(2)	DACDAT5(2)	DACDAT4 ⁽²⁾	DACDAT3(2)	DACDAT2(2)	DACDAT1(2)	DACDAT0(2)	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These registers are available only on PIC24F(V)16KM1XX devices.

2: The 8-bit result format depends on the value of the DACFM control bit.

TABLE 4-20: DAC2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DAC2CON ⁽¹⁾	278h	DACEN	_	DACSIDL	DACSLP	DACFM	-	SRDIS	DACTRIG	DACOE	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0	0000
DAC2DAT ⁽¹⁾	27Ah	DACDAT15(2)	DACDAT14(2)	DACDAT13(2)	DACDAT12(2)	DACDAT11(2)	DACDAT10(2)	DACDAT9(2)	DACDAT8(2)	DACDAT7(2)	DACDAT6(2)	DACDAT5(2)	DACDAT4(2)	DACDAT3(2)	DACDAT2(2)	DACDAT1(2)	DACDATO(2)	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

2: The 8-bit result format depends on the value of the DACFM control bit.


6.3 NVM Address Register

As with Flash program memory, the NVM Address registers, NVMADRU and NVMADR, form the 24-bit Effective Address (EA) of the selected row or word for data EEPROM operations. The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA. These registers are not mapped into the Special Function Register (SFR) space; instead, they directly capture the EA<23:0> of the last Table Write instruction that has been executed and select the data EEPROM row to erase. Figure 6-1 depicts the program memory EA that is formed for programming and erase operations.

Like program memory operations, the Least Significant bit (LSb) of NVMADR is restricted to even addresses. This is because any given address in the data EEPROM space consists of only the lower word of the program memory width; the upper word, including the uppermost "phantom byte", are unavailable. This means that the LSb of a data EEPROM address will always be '0'.

Similarly, the Most Significant bit (MSb) of NVMADRU is always '0', since all addresses lie in the user program space.

FIGURE 6-1: DATA EEPROM ADDRESSING WITH TBLPAG AND NVM ADDRESS REGISTERS



6.4 Data EEPROM Operations

The EEPROM block is accessed using Table Read and Write operations, similar to those used for program memory. The TBLWTH and TBLRDH instructions are not required for data EEPROM operations since the memory is only 16 bits wide (data on the lower address is valid only). The following programming operations can be performed on the data EEPROM:

- · Erase one, four or eight words
- Bulk erase the entire data EEPROM
- Write one word
- Read one word

Note 1: Unexpected results will be obtained if the user attempts to read the EEPROM while a programming or erase operation is underway.

2: The XC16 C compiler includes library procedures to automatically perform the Table Read and Table Write operations, manage the Table Pointer and write buffers, and unlock and initiate memory write sequences. This eliminates the need to create assembler macros or time critical routines in C for each application.

The library procedures are used in the code examples detailed in the following sections. General descriptions of each process are provided for users who are not using the XC16 compiler libraries.

6.4.1.1 Data EEPROM Bulk Erase

To erase the entire data EEPROM (bulk erase), the address registers do not need to be configured because this operation affects the entire data EEPROM. The following sequence helps in performing a bulk erase:

- 1. Configure NVMCON to Bulk Erase mode.
- 2. Clear the NVMIF status bit and enable the NVM interrupt (optional).
- 3. Write the key sequence to NVMKEY.
- 4. Set the WR bit to begin the erase cycle.
- 5. Either poll the WR bit or wait for the NVM interrupt (NVMIF is set).

A typical bulk erase sequence is provided in Example 6-3.

6.4.2 SINGLE-WORD WRITE

To write a single word in the data EEPROM, the following sequence must be followed:

- Erase one data EEPROM word (as mentioned in the previous section) if the PGMONLY bit (NVMCON<12>) is set to '1'.
- 2. Write the data word into the data EEPROM latch.
- Program the data word into the EEPROM:
 Configure the NVMCON register to
 - program one EEPROM word (NVMCON<5:0> = 0001xx).
 - Clear the NVMIF status bit and enable the NVM interrupt (optional).
 - Write the key sequence to NVMKEY.
 - Set the WR bit to begin the erase cycle.
 - Either poll the WR bit or wait for the NVM interrupt (NVMIF is set).
 - To get cleared, wait until NVMIF is set.

A typical single-word write sequence is provided in Example 6-4.

EXAMPLE 6-3: DATA EEPROM BULK ERASE

// Set up NVMCON to bulk erase the data EEPROM NVMCON = 0×4050 ;

// Disable Interrupts For 5 Instructions
asm volatile ("disi #5");

// Issue Unlock Sequence and Start Erase Cycle
__builtin_write_NVM();

EXAMPLE 6-4: SINGLE-WORD WRITE TO DATA EEPROM

```
int __attribute__ ((space(eedata))) eeData = 0x1234;
                                                  // New data to write to EEPROM
  int newData;
                        _____
/*_____
The variable eeData must be a Global variable declared outside of any method
the code following this comment can be written inside the method that will execute the write
_ _ _ _ _
* /
  unsigned int offset;
  // Set up NVMCON to erase one word of data EEPROM
  NVMCON = 0 \times 4004;
  // Set up a pointer to the EEPROM location to be erased
  TBLPAG = __builtin_tblpage(&eeData); // Initialize EE Data page pointer
                                                 // Initizlize lower word of address
  offset = __builtin_tbloffset(&eeData);
  __builtin_tblwtl(offset, newData);
                                                 // Write EEPROM data to write latch
  asm volatile ("disi #5");
                                                  // Disable Interrupts For 5 Instructions
   __builtin_write_NVM();
                                                  // Issue Unlock Sequence & Start Write Cycle
  while(NVMCONbits.WR=1);
                                                  // Optional: Poll WR bit to wait for
                                                  // write sequence to complete
```

7.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Resets, refer to the "PIC24F Family Reference Manual", "Reset with Programmable Brown-out Reset" (DS39728).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDTR: Watchdog Timer Reset
- · BOR: Brown-out Reset
- LPBOR: Low-Power BOR
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 7-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on Power-on Reset (POR) and unchanged by all other Resets.


Note: Refer to the specific peripheral or Section 3.0 "CPU" of this data sheet for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 7-1). A Power-on Reset will clear all bits except for the BOR and POR bits (RCON<1:0>) which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer (WDT) and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

FIGURE 7-1: RESET SYSTEM BLOCK DIAGRAM



REGISTER 8-29: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	_	—		RTCIP2	RTCIP1	RTCIP0
bit 15	-	-					bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 7						-	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as ')'				
bit 10-8	RTCIP<2:0>:	Real-Time Clo	ck and Calend	ar Interrupt Pric	ority bits		
	111 = Interru	pt is Priority 7 (highest priority	interrupt)			
	•						
	•						
	•						
		pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 7-0	Unimplemen	ted: Read as ')'				

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enable bit <u>If FSCM is Enabled (FCKSM1 = 1):</u> 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit <u>If FSCM is Disabled (FCKSM1 = 0):</u> Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	Unimplemented: Read as '0'
bit 5	LOCK: PLL Lock Status bit ⁽²⁾
	 1 = PLL module is in lock or PLL module start-up timer is satisfied 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	 1 = FSCM has detected a clock failure 0 = No clock failure has been detected
bit 2	SOSCDRV: Secondary Oscillator Drive Strength bit ⁽³⁾
	 1 = High-power SOSC circuit is selected 0 = Low/high-power select is done via the SOSCSRC Configuration bit
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	 1 = Enables the Secondary Oscillator 0 = Disables the Secondary Oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	 1 = Initiates an oscillator switch to the clock source specified by the NOSC<2:0> bits 0 = Oscillator switch is complete
Note 1:	Reset values for these bits are determined by the FNOSCx Configuration bits.

- 2: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
- **3:** When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.

9.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the FOSC Configuration register must be programmed to '0'. (Refer to **Section 25.0** "**Special Features**" for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and FSCM function are disabled; this is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

9.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically, as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bits value is transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT, FSCM or RTCC with LPRC as a clock source is enabled) or SOSC (if SOSCEN remains enabled).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—		—		_				
bit 15							bit 8			
R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
SMP	CKE ⁽¹⁾	D/Ā	Р	S	R/W	UA	BF			
bit 7	7 bit 0									
Legend:										
R = Readable	e bit	W = Writable I	oit	U = Unimplem	ented bit. rea	d as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
bit 15-8	Unimplemen	ted: Read as '0)'							
bit 7	SMP: Sample	e bit								
	SPI Master m									
		is sampled at								
	•	•	the middle of o	data output time						
	SMP must be	de: cleared when \$	SPI is used in	Slave mode						
bit 6		ck Select bit ⁽¹⁾								
	1 = Transmit o	occurs on trans	ition from acti	ve to Idle clock s	state					
	0 = Transmit	occurs on trans	ition from Idle	to active clock s	state					
bit 5	D/A: Data/Ad									
	Used in I ² C™	mode only.								
bit 4	P: Stop bit									
		node only. This	bit is cleared v	when the MSSP:	x module is di	sabled; SSPEN	l bit is cleared			
bit 3	S: Start bit									
	Used in I ² C m	•								
bit 2		rite Information	bit							
	Used in I ² C m									
bit 1	UA: Update A									
	Used in I ² C m	,								
bit 0	BF: Buffer Fu									
		s complete, SS s not complete,		emntv						
		-								
	plarity of clock s	tata ia aat by th		DUCONIA (A)						

REGISTER 14-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE)

'1' = Bit is set

REGISTER 14-8: SSPxADD: MSSPx SLAVE ADDRESS/BAUD RATE GENERATOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—	_	—	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplen	nented bit, read	l as '0'		

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

-n = Value at POR

 bit 7-0
 ADD<7:0>: Slave Address/Baud Rate Generator Value bits

 SPI Master and I²C™ Master modes:
 Reload value for the Baud Rate Generator. Clock period is (([SPxADD] + 1) * 2)/Fosc.

 I²C Slave modes:
 Represents 7 or 8 bits of the slave address, depending on the addressing mode used:

 7-Bit mode:
 Address is ADD<7:1>; ADD<0> is ignored.

 10-Bit LSb mode:
 ADD<7:0> are the Least Significant bits of the address.

 10-Bit MSb mode:
 ADD<2:1> are the two Most Significant bits of the address; ADD<7:3> are always '11110' as a specification requirement; ADD<0> is ignored.

REGISTER 14-9: SSPxMSK: I²C[™] SLAVE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|---------------------|
| MSK7 | MSK6 | MSK5 | MSK4 | MSK3 | MSK2 | MSK1 | MSK0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-0	MSK<7:0>: Slave Address Mask Select bits ⁽¹⁾
	1 = Masking of corresponding bit of SSPxADD is enabled
	0 = Masking of corresponding bit of SSPxADD is disabled

Note 1: MSK0 is not used as a mask bit in 7-bit addressing.

PVCFG bit 15 R/W-0	1 PVCFG0	1							
		NVCFG0		BUFREGEN	CSCNA	—	_		
							bit		
R/W-U	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS ⁽¹) SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM ⁽¹⁾	ALTS		
oit 7	•			· ·		· · ·	bit		
_egend:									
R = Reada	able bit	W = Writable b	pit	U = Unimpleme	ented bit, read	d as '0'			
n = Value	at POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unkno	own		
bit 15-14	PVCFG<1:0> 11 = 4 * Inter 10 = 2 * Inter 01 = Externa 00 = AVDD	rnal V _{BG} (2) rnal VBG ⁽³⁾	r Positive Volt	age Reference C	configuration I	bits			
oit 13	NVCFG0: A/I 1 = External 0 = AVss		gative Voltage	Reference Conf	iguration bits				
oit 12	Unimplemen	Unimplemented: Read as '0'							
oit 11	-	BUFREGEN: A/D Buffer Register Enable bit							
	1 = Conversi	 1 = Conversion result is loaded into a buffer location determined by the converted channel 0 = A/D result buffer is treated as a FIFO 							
oit 10	CSCNA: Sca	CSCNA: Scan Input Selections for CH0+ S/H Input for MUX A Setting bit							
		1 = Scans inputs 0 = Does not scan inputs							
oit 9-8	Unimplemen	ted: Read as '0	,						
oit 7	BUFS: A/D B	uffer Fill Status	bit ⁽¹⁾						
		 1 = A/D is filling the upper half of the buffer; user should access data in the lower half 0 = A/D is filling the lower half of the buffer; user should access data in the upper half 							
oit 6-2	SMPI<4:0>:	Interrupt Sample	e Rate Select	bits					
		•	•	e conversion for e conversion for		•			
	00000 = Inte	errupts at the co	mpletion of th	e conversion for e conversion for		ample			
bit 1	1 = Starts filli interrupt 0 = Starts fill	 BUFM: A/D Buffer Fill Mode Select bit⁽¹⁾ 1 = Starts filling the buffer at address, ADC1BUF0, on the first interrupt and ADC1BUF(x/2) on the next interrupt (Split Buffer mode) 0 = Starts filling the buffer at address, ADC1BUF0, and each sequential address on successive interrupts (FIFO mode) 							
oit O	•	ate Input Sampl	e Mode Selec	t bit					
	1 = Uses cha		cts for Sample	e A on the first sa	mple and Sa	mple B on the n	ext sample		
Note 1: 2:	This is only applid used when BUFM PIC24FV16KMX	/ = 1.				·			

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
_	CSS30	CSS29	CSS28	CSS27	CSS26	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20 ⁽²⁾	CSS19 ⁽²⁾	CSS18	CSS17	CSS16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 14-10CSS<30:26>: A/D Input Scan Selection bits1 = Includes the corresponding channel for input scan0 = Skips the channel for input scanbit 9-8Unimplemented: Read as '0'bit 7-0CSS<23:16>: A/D Input Scan Selection bits⁽²⁾1 = Includes the corresponding channel for input scan0 = Skips the channel for input scan
- **Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.
 - 2: The CSS<20:19> bits are not implemented in 20-pin devices.

REGISTER 19-9: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8 ^(2,3)
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS6 ^(2,3)	CSS5 ⁽²⁾	CSS4	CSS3	CSS2	CSS1	CSS0
						bit 0
	R/W-0	CSS14 CSS13 R/W-0 R/W-0	CSS14 CSS13 CSS12 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 R/W-0 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 CSS10 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 CSS10 CSS9 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<15:0>: A/D Input Scan Selection bits^(2,3)

1 = Includes the corresponding ANx input for scan


- 0 = Skips the channel for input scan
- **Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.
 - 2: The CSS<8:5> bits are not implemented in 20-pin devices.
 - 3: The CSS<8:6> bits are not implemented in 28-pin devices.

28.2 Package Details

The following sections give the technical details of the packages.

20-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	20		
Pitch	e	.100 BSC		
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.980	1.030	1.060
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS				
Dimension Lim		MIN	NOM	MAX	
Number of Pins	N	28			
Pitch	е	1.27 BSC			
Overall Height	A	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62077-358-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.