

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	8KB (2.75K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv08km101-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

#### TABLE 4-11: SCCP4 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CCP4CON1L <sup>(1)</sup>	1ACh	CCPON	—	CCPSIDL	r	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP4CON1H <sup>(1)</sup>	1AEh	OPSSRC	RTRGEN	—	—	IOPS3	IOPS2	IOPS1	IOPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP4CON2L <sup>(1)</sup>	1B0h	PWMRSEN	ASDGM	—	SSDG			—	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP4CON2H <sup>(1)</sup>	1B2h	OENSYNC	_	—	—			—	OCAEN	ICGSM1	ICGSM0	—	AUXOUT1	AUXOUT0	ICSEL2	ICSEL1	ICSEL0	0100
CCP4CON3H <sup>(1)</sup>	1B6h	OETRIG	OSCNT2	OSCNT1	OSCNT0	_	_	_	_	_	_	POLACE	_	PSSACE1	PSSACE0	_	-	0000
CCP4STATL <sup>(1)</sup>	1B8h	—	_	_	_	_	_	_	_	CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE	0000
CCP4TMRL <sup>(1)</sup>	1BCh							SCCP	4 Time Base	e Register Lo	ow Word							0000
CCP4TMRH <sup>(1)</sup>	1BEh							SCCP4	1 Time Base	e Register Hi	gh Word							0000
CCP4PRL <sup>(1)</sup>	1C0h							SCCP4 Ti	me Base Pe	eriod Registe	er Low Word							FFFF
CCP4PRH <sup>(1)</sup>	1C2h							SCCP4 Tir	ne Base Pe	riod Registe	r High Word							FFFF
CCP4RAL <sup>(1)</sup>	1C4h							Ou	tput Compa	re 4 Data Wo	ord A							0000
CCP4RBL <sup>(1)</sup>	1C8h		Output Compare 4 Data Word B 0000											0000				
CCP4BUFL <sup>(1)</sup>	1CCh		Input Capture 4 Data Buffer Low Word											0000				
CCP4BUFH <sup>(1)</sup>	1CEh		Input Capture 4 Data Buffer High Word											0000				

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

**Note 1:** These registers are available only on PIC24F(V)16KM2XX devices.

#### TABLE 4-15: UART1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	220h	UARTEN		USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	222h	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	224h	_	_	_		_	_	_				UART1 Tra	ansmit Regis	ster				xxxx
U1RXREG	226h	_	_	_		_	_	UART1 Receive Register								0000		
U1BRG	228h		Baud Rate Generator Prescaler 00											0000				

**Legend:** x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

#### TABLE 4-16: UART2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE <sup>(1)</sup>	230h	UARTEN	_	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA <sup>(1)</sup>	232h	UTXISEL1	UTXINV	UTXISEL0	-	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG <sup>(1)</sup>	234h	_	_	_	—	_	_	_				UART2 Tra	nsmit Regis	ster				xxxx
U2RXREG <sup>(1)</sup>	236h	_	_	_	—	_	_	_	UART2 Receive Register 0						0000			
U2BRG <sup>(1)</sup>	238h	Baud Rate Generator Prescaler											0000					

**Legend:** x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

#### 4.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as depicted in Figure 4-4.

For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value (SPLIM) register, associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' as all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation.

Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address, 0DF6 in RAM, initialize the SPLIM with the value, 0DF4.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

**Note:** A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





## 4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit-wide program space and 16-bit-wide Data Space (DS). The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Apart from the normal execution, the PIC24F architecture provides two methods by which the program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the Data Space, PSV

Table instructions allow an application to read or write small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word (lsw) of the program word.

#### 4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit (MSb) of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the MSb of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike the table operations, this limits remapping operations strictly to the user memory area.

See Table 4-35 and Figure 4-5 to know how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a Data Space word.

#### EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE – ASSEMBLY LANGUAGE CODE

DISI	#5	;	Block all interrupts for next 5 instructions
MOV	#0x55, W0		
MOV	W0, NVMKEY	;	Write the 55 key
MOV	#0xAA, W1	;	
MOV	W1, NVMKEY	;	Write the AA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	2 NOPs required after setting WR
NOP		;	
BTSC	NVMCON, #15	;	Wait for the sequence to be completed
BRA	\$-2	;	

#### EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE – 'C' LANGUAGE CODE

// C example using MPLAB C30	
asm("DISI #5");	// Block all interrupts for next 5 instructions
builtin_write_NVM();	// Perform unlock sequence and set $\ensuremath{\mathtt{WR}}$

## 6.3 NVM Address Register

As with Flash program memory, the NVM Address registers, NVMADRU and NVMADR, form the 24-bit Effective Address (EA) of the selected row or word for data EEPROM operations. The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA. These registers are not mapped into the Special Function Register (SFR) space; instead, they directly capture the EA<23:0> of the last Table Write instruction that has been executed and select the data EEPROM row to erase. Figure 6-1 depicts the program memory EA that is formed for programming and erase operations.

Like program memory operations, the Least Significant bit (LSb) of NVMADR is restricted to even addresses. This is because any given address in the data EEPROM space consists of only the lower word of the program memory width; the upper word, including the uppermost "phantom byte", are unavailable. This means that the LSb of a data EEPROM address will always be '0'.

Similarly, the Most Significant bit (MSb) of NVMADRU is always '0', since all addresses lie in the user program space.

#### FIGURE 6-1: DATA EEPROM ADDRESSING WITH TBLPAG AND NVM ADDRESS REGISTERS



## 6.4 Data EEPROM Operations

The EEPROM block is accessed using Table Read and Write operations, similar to those used for program memory. The TBLWTH and TBLRDH instructions are not required for data EEPROM operations since the memory is only 16 bits wide (data on the lower address is valid only). The following programming operations can be performed on the data EEPROM:

- · Erase one, four or eight words
- Bulk erase the entire data EEPROM
- Write one word
- Read one word

Note 1: Unexpected results will be obtained if the user attempts to read the EEPROM while a programming or erase operation is underway.

2: The XC16 C compiler includes library procedures to automatically perform the Table Read and Table Write operations, manage the Table Pointer and write buffers, and unlock and initiate memory write sequences. This eliminates the need to create assembler macros or time critical routines in C for each application.

The library procedures are used in the code examples detailed in the following sections. General descriptions of each process are provided for users who are not using the XC16 compiler libraries.

#### REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:		HS = Hardware Settable bi	t	
R = Readabl	e bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	NSTDIS: Inte	errupt Nesting Disable bit		
	1 = Interrupt 0 = Interrupt	nesting is disabled nesting is enabled		
bit 14-5	Unimplemen	nted: Read as '0'		
bit 4	MATHERR: A	Arithmetic Error Trap Status I	bit	
	1 = Overflow 0 = Overflow	trap has occurred trap has not occurred		
bit 3	ADDRERR: /	Address Error Trap Status bit	t	
	1 = Address 0 = Address	error trap has occurred error trap has not occurred		
bit 2	STKERR: Sta	ack Error Trap Status bit		
	1 = Stack erro 0 = Stack erro	or trap has occurred or trap has not occurred		
bit 1	OSCFAIL: O	scillator Failure Trap Status I	bit	
<ul><li>1 = Oscillator failure trap has occurred</li><li>0 = Oscillator failure trap has not occurred</li></ul>			t	
bit 0	Unimplemen	nted: Read as '0'		

## REGISTER 8-16: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
DAC2IE	DAC1IE	CTMUIE	_	_		_	HLVDIE
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
	—	—	—	—	U2ERIE	U1ERIE	—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	DAC2IE: Digi	ital-to-Analog C	onverter 2 Inte	errupt Enable bi	it		
	1 = Interrupt i	request is enabl	ed				
	0 = Interrupt i	request is not er	nabled				
bit 14	DAC1IE: Digi	ital-to-Analog C	onverter 1 Inte	errupt Enable bi	it		
	1 = Interrupt i	request is enabl	ed				
h:+ 40							
Dit 13		NU Interrupt En	able bit				
	$\perp = Interrupt i$	request is enabl	eo habled				
bit 12-9	Unimplemen	ited: Read as '(	)'				
bit 8		h/l ow-Voltage C	) etect Interrun	t Enable bit			
bit 0	1 = Interrunt i	request is enabl	ed				
	0 = Interrupt i	request is not er	nabled				
bit 7-3	Unimplemen	ted: Read as '0	)'				
bit 2	U2ERIE: UAF	RT2 Error Interr	upt Enable bit				
	1 = Interrupt i	request is enabl	ed				
	0 = Interrupt i	request is not er	nabled				
bit 1	U1ERIE: UAF	RT1 Error Interro	upt Enable bit				
	1 = Interrupt	request is enabl	ed				
	0 = Interrupt i	request is not ei	nabled				
bit 0	Unimplemen	ted: Read as '0	)'				

#### REGISTER 8-33: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—	—	—	—	—	—				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
_	—	—	_	—	ULPWUIP2	ULPWUIP1	ULPWUIP0				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown											
bit 15-3	Unimplemen	ted: Read as '	)'								
bit 2-0	bit 2-0 ULPWUIP<2:0>: Ultra Low-Power Wake-up Interrupt Priority bits										

111 = Interrupt is Priority 7 (highest priority interrupt)

- •
- 001 = Interrupt is Priority 1

000 = Interrupt source is disabled

## REGISTER 8-34: IPC24: INTERRUPT PRIORITY CONTROL REGISTER 24

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	CLC2IP2	CLC2IP1	CLC2IP0	—	CLC1IP2	CLC1IP1	CLC1IP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	CLC2IP<2:0>: CLC2 Interrupt Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled
hit 2	Unimplemented: Read as '0'
DIUS	Unimplemented. Read as 0
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits
bit 3-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) •
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • •
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • • • • • • • • • • •

## 13.2 General Purpose Timer

Timer mode is selected when CCSEL = 0 and MOD<3:0> = 0000. The timer can function as a 32-bit timer or a dual 16-bit timer, depending on the setting of the T32 bit (Table 13-2).

T32 (CCPxCON1L<5>)	Operating Mode		
0	Dual Timer Mode (16-bit)		
1	Timer Mode (32-bit)		

TABLE 13-2: TIMER OPERATION MODE

Dual 16-Bit Timer mode provides a simple timer function with two independent 16-bit timer/counters. The primary timer uses CCPxTMRL and CCPxPRL. Only the primary timer can interact with other modules on the device. It generates the MCCPx Sync out signals for use by other MCCP modules. It can also use the SYNC<4:0> bits signal generated by other modules.

The secondary timer uses CCPxTMRH and CCPxPRH. It is intended to be used only as a periodic interrupt source for scheduling CPU events. It does not generate an Output Sync/Trigger signal like the primary time base. In Dual Timer mode, the Secondary Timer Period register, CCPxPRH, generates the MCCP Compare Event (CCPxIF) used by many other modules on the device.

The 32-Bit Timer mode uses the CCPxTMRL and CCPxTMRH registers, together, as a single 32-bit timer. When CCPxTMRL overflows, CCPxTMRH increments by one. This mode provides a simple timer function when it is important to track long time periods. Note that

FIGURE 13-3: DUAL	<b>16-BIT TIMER</b>	MODE
-------------------	---------------------	------

the T32 bit (CCPxCON1L<5>) should be set before the CCPxTMRL or CCPxPRH registers are written to initialize the 32-bit timer.

#### 13.2.1 SYNC AND TRIGGER OPERATION

In both 16-bit and 32-bit modes, the timer can also function in either Synchronization ("Sync") or Trigger operation. Both use the SYNC<4:0> bits (CCPxCON1H<4:0>) to determine the input signal source. The difference is how that signal affects the timer.

In Sync operation, the timer Reset or clear occurs when the input selected by SYNC<4:0> is asserted. The timer immediately begins to count again from zero unless it is held for some other reason. Sync operation is used whenever the TRIGEN bit (CCPxCON1H<7>) is cleared. SYNC<4:0> can have any value except '11111'.

In Trigger operation, the timer is held in Reset until the input selected by SYNC<4:0> is asserted; when it occurs, the timer starts counting. Trigger operation is used whenever the TRIGEN bit is set. In Trigger mode, the timer will continue running after a Trigger event as long as the CCPTRIG bit (CCPxSTATL< 7>) is set. To clear CCPTRIG, the TRCLR bit (CCPxSTATL<5>) must be set to clear the Trigger event, reset the timer and hold it at zero until another Trigger event occurs. On PIC24FV16KM204 family devices, Trigger operation can only be used when the system clock is the time base source (CLKSEL<2:0> = 000).



#### REGISTER 15-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 3 BRGH: High Baud Rate Enable bit
  - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
     0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
  - 11 = 9-bit data, no parity
    - 10 = 8-bit data, odd parity
    - 01 = 8-bit data, even parity
    - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
  - 1 = Two Stop bits
    - 0 = One Stop bit
- Note 1: This feature is is only available for the 16x BRG mode (BRGH = 0).
  - 2: The bit availability depends on the pin availability.

NOTES:

## 18.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note:	This data sheet summarizes the features of
	this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information on
	the High/Low-Voltage Detect, refer to
	the "PIC24F Family Reference Manual",
	"High-Level Integration with
	Programmable High/Low-Voltage
	Detect (HLVD)" (DS39725).

The High/Low-Voltage Detect module (HLVD) is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 18-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.



## FIGURE 18-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM

## 19.0 12-BIT A/D CONVERTER WITH THRESHOLD DETECT

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the 12-Bit A/D Converter with Threshold Detect, refer to the "PIC24F Family Reference Manual", "12-Bit A/D Converter with Threshold Detect" (DS39739).

The PIC24F 12-bit A/D Converter has the following key features:

- Successive Approximation Register (SAR)
   Conversion
- Conversion Speeds of up to 100 ksps
- Up to 32 Analog Input Channels (internal and external)
- Multiple Internal Reference Input Channels
- External Voltage Reference Input Pins
- Unipolar Differential Sample-and-Hold (S/H)
   Amplifier
- Automated Threshold Scan and Compare
   Operation to Pre-Evaluate Conversion Results
- Selectable Conversion Trigger Source
- Fixed-Length (one word per channel), Configurable Conversion Result Buffer
- Four Options for Results Alignment
- Configurable Interrupt Generation
- Operation During CPU Sleep and Idle modes

The 12-bit A/D Converter module is an enhanced version of the 10-bit module offered in some PIC24 devices. Both modules are Successive Approximation Register (SAR) converters at their cores, surrounded by a range of hardware features for flexible configuration. This version of the module extends functionality by providing 12-bit resolution, a wider range of automatic sampling options and tighter integration with other analog modules, such as the CTMU, and a configurable results buffer. There is a legacy 10-bit mode on this A/D to allow the option to run with lower resolution in order to obtain higher throughput. This module also includes a unique Threshold Detect feature that allows the module itself to make simple decisions based on the conversion results.

A simplified block diagram for the module is illustrated in Figure 19-1.

R/W-0	R-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	EXTSAM	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0
bit 7							bit 0
Legend:		r = Reserved	bit				
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14 bit 13 bit 12-8	ADRC: A/D C 1 = RC clock 0 = Clock is o EXTSAM: Ex 1 = A/D is sti 0 = A/D is fin Reserved: M SAMC<4:0>: 11111 = 31	Conversion Cloc derived from the tended Samplir Il sampling afte ished sampling aintain as '0' Auto-Sample T TAD	:k Source bit e system clock ng Time bit r SAMP = 0 Time Select bit	s			
bit 7-0	00000 = 0 TA ADCS<7:0>: 11111111-0: 00111111 = 0	AD A/D Conversion 1000000 = Res 64 * TCY = TAD 64 * TCY = TAD 2 * TCY = TAD TCY = TAD	n Clock Select served	bits			

### REGISTER 19-3: AD1CON3: A/D CONTROL REGISTER 3

### REGISTER 25-7: FICD: IN-CIRCUIT DEBUGGER CONFIGURATION REGISTER

R/P-1	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1	
DEBUG		—	_	_	_	FICD1	FICD0	
bit 7							bit 0	
Legend:								
R = Readab	le bit	P = Programn	nable bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value a	-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					iown		
bit 7	DEBUG: Back	ground Debugg	er Enable bit					
	1 = Background debugger is disabled 0 = Background debugger functions are enabled							
bit 6-2	Unimplemented: Read as '0'							
bit 1-0	FICD<1:0:>: ICD Pin Select bits							
	<ul> <li>11 = PGEC1/PGED1 are used for programming and debugging the device</li> <li>10 = PGEC2/PGED2 are used for programming and debugging the device</li> <li>01 = PGEC3/PGED3 are used for programming and debugging the device</li> <li>00 = Reserved; do not use</li> </ul>							

## 26.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

## 26.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

## 26.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 26.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

### 28.2 Package Details

The following sections give the technical details of the packages.

## 20-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units				
Dimension	Dimension Limits			MAX	
Number of Pins	N	20			
Pitch	е	.100 BSC			
Top to Seating Plane	А	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	Е	.300	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.980	1.030	1.060	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	_	_	.430	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

## 20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW





VIEW A-A

Microchip Technology Drawing C04-094C Sheet 1 of 2

## 28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimension	Dimension Limits			MAX			
Number of Pins	N		28				
Pitch	е		0.65 BSC				
Overall Height	А	-	-	2.00			
Molded Package Thickness	A2	1.65	1.75	1.85			
Standoff	A1	0.05	-	-			
Overall Width	E	7.40	7.80	8.20			
Molded Package Width	E1	5.00	5.30	5.60			
Overall Length	D	9.90	10.20	10.50			
Foot Length	L	0.55	0.75	0.95			
Footprint	L1		1.25 REF				
Lead Thickness	С	0.09	-	0.25			
Foot Angle	¢	0°	4°	8°			
Lead Width	b	0.22	-	0.38			

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B