

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	8КВ (2.75К х 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv08km101-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)

		Pin Features						
44-Pin TQFP/QFN ⁽¹⁾	Pin	PIC24FXXKMX04 PIC24FVXXKMX04						
∞ ८ ७ 0 ° ∿ 0 4 0 0 4	1	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/ /CLC10/CTED4/CN21/RB9						
RB3 RB4 RB5 RB5 RB5 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3	2	U1RX/ /CN18/RC6						
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	3	U1TX/ /CN17/RC7						
RB9 1 33 RB4		/CN20/RC8						
RC6 2 32 RA8 RC7 3 31 RA3		IC4/OC2F/CTED7/CN19/RC9						
RC7 3 31 RA3 RC8 4 30 RA2	6	IC1/ / /CTED3/CN9/RA7						
RC9 5 PIC24FXXKMX04 29 Vss	7	/OC1A/CTED1/INT2/CN8/RA6 VCAP or VDDCORE						
RA7 6 28 VDD RA6 7 27 RC2	8	PGED2/SDI1/OC1C/CTED11/CN16/RB10						
RB10 8 26 RC1	9	PGEC2/SCK1/OC2A/CTED9/CN15/RB11						
RB11 9 25 RC0 RB12 10 24 RB3		/AN12/HLVDIN/ /CTED2/ /AN12/HLVDIN/ /CTED2/INT2/ CN14/RB12 CN14/RB12						
RB13 11 23 RB2		/ /AN11/SD01/OC1D/CTPLS/CN13/RB13						
221011111111111111111111111111111111111	12	/ /CN35/RA10						
RA10 RA11 RB15 AVDD AVDD RA10 RA10 RA10 RA10 RA10 RA10 RA10 RA10	13	/ /CTED8/CN36/RA11						
	14	/CVREF/ / /AN10/ / /C1OUT/OCFA/CTED5/INT1/CN12/						
RA10 RA11 RB14 RB14 AV815 AV815 AV815 MOCLR/RA5 RA01 RA10 RA10 RA10 RA10 RA10 RA11 RA10 RA11 RA10 RA11		RB14						
	15	/ /AN9/ /REFO/SS1/TCKIA/CTED6/CN11/RB15						
	16	AVss						
	17	AVDD						
	18	MCLR/Vpp/RA5						
	19	CVREF+/VREF+/ /AN0/ /CN2/ CVREF+/VREF+/ /AN0/ / RA0 CTED1/CN2/RA0 CTED						
	20	CVREF-/VREF-/AN1/CN3/RA1						
	21	PGED1/AN2/CTCMP/ULPWU/C1IND/ / / /CN4/RB0						
	22	PGEC1/ / /AN3/C1INC/ / /CTED12/CN5//RB1						
	23	/ /AN4/C1INB/ / /TCKIB/CTED13/CN6/RB2						
	24	/AN5/C1INA/ / /CN7/RB3						
	25	AN6/CN32/RC0						
	26	AN7/CN31/RC1						
	27	AN8/CN10/RC2						
	28	VDD						
	29							
	30 31	OSCI/CLKI/AN13/CN30/RA2 OSCO/CLKO/AN14/CN29/RA3						
	32	OSCO/CLRO/AN 14/CN29/RAS						
	32	SOSCI/AN15/ / /CN1/RB4						
	33	SOSCO/SCLKI/AN16/PWRLCLK/ /CN0/RA4						
	34	/CN34/RA9						
	36	/CN28/RC3						
	37	/CN25/RC4						
	38	/CN26/RC5						
Legend: Values in indicate pin	39	Vss						
function differences between	40	VDD						
PIC24F(V)XXKM202 and	41	PGED3/AN17/ASDA1/OC1E/CLCINA/CN27/RB5						
		PGEC3/AN18/ASCL1/OC1F/CLCINB/CN24/RB6						
PIC24F(V)XXKM102 devices.	42	FGEG3/ANTO/AGGET/OCTF/GEGIND/GN24/RD0						
Note 1: Exposed pad on underside of	42 43	AN19/INT0/CN23/RB7 AN19/ /OC1A/INT0/CN23/RB7						
	12							

3.0 CPU

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not
	intended to be a comprehensive refer-
	ence source. For more information on the
	CPU, refer to the "PIC24F Family
	Reference Manual", "CPU" (DS39703).

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

The upper 32 Kbytes of the Data Space (DS) memory map can optionally be mapped into program space at any 16K word boundary of either program memory or data EEPROM memory, defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to Data Space mapping feature lets any instruction access program space as if it were Data Space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (i.e., A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to eight sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is illustrated in Figure 3-1.

3.1 Programmer's Model

Figure 3-2 displays the programmer's model for the PIC24F. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions.

Table 3-1 provides a description of each register. All registers associated with the programmer's model are memory mapped.

TABLE 4-8: MCCP1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Rese
CCP1CON1L	140h	CCPON	—	CCPSIDL	r	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP1CON1H	142h	OPSSRC	RTRGEN	_	_	OPS3	OPS2	OPS1	OPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP1CON2L	144h	PWMRSEN	ASDGM	_	SSDG	_	_	_	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP1CON2H	146h	OENSYNC	_	OCFEN	OCEEN	OCDEN	OCCEN	OCBEN	OCAEN	ICGSM1	ICGSM0	_	AUXOUT1	AUXOUT0	ICS2	ICS1	ICS0	0100
CCP1CON3L	148h	_	_	_	_	_	_	_	_	_		DT5	DT4	DT3	DT2	DT1	DT0	0000
CCP1CON3H	14Ah	OETRIG	OSCNT2	OSCNT1	OSCNT0	_	OUTM2	OUTM1	OUTM0	_	_	POLACE	POLBDF	PSSACE1	PSSACE0	PSSBDF1	PSSBDF0	0000
CCP1STATL	14Ch	_	_	_	_	_	_	_	_	CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE	0000
CCP1TMRL	150h							MCCI	P1 Time Ba	se Register	Low Word							0000
CCP1TMRH	152h							MCCF	P1 Time Ba	se Register	High Word							0000
CCP1PRL	154h							MCCP1	Fime Base F	Period Regis	ster Low Wor	ď						FFFF
CCP1PRH	156h							MCCP1 T	īme Base F	Period Regis	ster High Wo	rd						FFFF
CCP1RAL	158h							O	utput Comp	are 1 Data \	Nord A							0000
CCP1RBL	15Ch		Output Compare 1 Data Word B 000							0000								
CCP1BUFL	160h		Input Capture 1 Data Buffer Low Word 0000							0000								
CCP1BUFH	162h							Input	Capture 1	Data Buffer	High Word							0000

Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition, r = reserved.

4.3.2 DATA ACCESS FROM PROGRAM MEMORY AND DATA EEPROM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program memory without going through Data Space. It also offers a direct method of reading or writing a word of any address within data EEPROM memory. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

Note: The TBLRDH and TBLWTH instructions are not used while accessing data EEPROM memory.

The PC is incremented by 2 for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two 16-bit, word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'.


 TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only Table Read operations will execute in the configuration memory space, and only then, in implemented areas, such as the Device ID. Table Write operations are not allowed.



© 2013 Microchip Technology Inc.

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0, HC	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	PGMONLY ⁽⁴⁾	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ERASE	NVMOP5 ⁽¹⁾	NVMOP4 ⁽¹⁾	NVMOP3 ⁽¹⁾	NVMOP2 ⁽¹⁾	NVMOP1 ⁽¹⁾	NVMOP0 ⁽¹⁾
bit 7							bit 0

Legend:	SO = Settable Only bit	HC = Hardware Clearable b	it
-n = Value at POR	'1' = Bit is set	R = Readable bit	W = Writable bit
'0' = Bit is cleared	x = Bit is unknown	U = Unimplemented bit, rea	d as '0'

bit 15	WR: Write Control bit
	1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is
	cleared by hardware once the operation is complete
	0 = Program or erase operation is complete and inactive
bit 14	WREN: Write Enable bit
	1 = Enables Flash program/erase operations
	0 = Inhibits Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit
	1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically
	on any set attempt of the WR bit)
	0 = The program or erase operation completed normally
bit 12	PGMONLY: Program Only Enable bit ⁽⁴⁾
bit 11-7	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit
	 1 = Performs the erase operation specified by the NVMOP<5:0> bits on the next WR command 0 = Performs the program operation specified by the NVMOP<5:0> bits on the next WR command
bit 5-0	NVMOP<5:0>: Programming Operation Command Byte bits ⁽¹⁾
	Erase Operations (when ERASE bit is '1'):
	1010xx = Erase entire boot block (including code-protected boot block) ⁽²⁾
	1001xx = Erase entire memory (including boot block, configuration block, general block) ⁽²⁾
	011010 = Erase 4 rows of Flash memory ⁽³⁾
	011001 = Erase 2 rows of Flash memory ⁽³⁾
	011000 = Erase 1 row of Flash memory ⁽³⁾
	0101xx = Erase entire configuration block (except code protection bits)
	0100xx = Erase entire data EEPROM ⁽⁴⁾
	0011xx = Erase entire general memory block programming operations
	0001xx = Write 1 row of Flash memory (when ERASE bit is '0') ⁽³⁾
Note 1:	All other combinations of NVMOP<5:0> are no operation.
2:	Available in ICSP™ mode only. Refer to the device programming specification.
2.	The address in the Table Deinter decides which rows will be created

- 3: The address in the Table Pointer decides which rows will be erased.
- 4: This bit is used only while accessing data EEPROM.

REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:		HS = Hardware Settable bi	t				
R = Readabl	e bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15	1 = Interru	Interrupt Nesting Disable bit Ipt nesting is disabled					
bit 14-5		ipt nesting is enabled nented: Read as '0'					
bit 4	MATHERI 1 = Overfl	R: Arithmetic Error Trap Status t ow trap has occurred ow trap has not occurred	bit				
bit 3	1 = Addre	R: Address Error Trap Status bit ss error trap has occurred ss error trap has not occurred					
bit 2	1 = Stack	Stack Error Trap Status bit error trap has occurred error trap has not occurred					
bit 1	1 = Oscilla	Oscillator Failure Trap Status t ator failure trap has occurred ator failure trap has not occurred					
bit 0	Unimplen	nented: Read as '0'					

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0					
U2TXIE	U2RXIE	INT2IE	CCT4IE	CCT3IE		_	_					
bit 15							bit 8					
	DAMA		D 444 0	DAVA	DAMA	DAMA	DANO					
U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	CCP5IE	—	INT1IE	CNIE	CMIE	BCL1IE	SSP1IE					
bit 7							bit					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					
bit 15	U2TXIE: UA	RT2 Transmitte	r Interrupt Enat	ole bit								
	1 = Interrupt	request is enab	led									
	0 = Interrupt	request is not e	enabled									
bit 14		RT2 Receiver II	•	e bit								
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 											
L:1 10	-	•										
bit 13	INT2IE: External Interrupt 2 Enable bit 1 = Interrupt request is enabled											
	0 = Interrupt request is enabled											
bit 12	•	CCT4IE: Capture/Compare 4 Timer Interrupt Enable bit										
	1 = Interrupt request is enabled											
	0 = Interrupt request is not enabled											
bit 11	CCT3IE: Capture/Compare 3 Timer Interrupt Enable bit											
		request is enab request is not e										
bit 10-7	Unimplemer	nted: Read as '	0'									
bit 6	CCP5IE: Capture/Compare 5 Event Interrupt Enable bit											
	•	request is enab request is not e										
bit 5	Unimplemer	nted: Read as '	0'									
bit 4	INT1IE: Exte	rnal Interrupt 1	Enable bit									
		request is enab request is not e										
bit 3	CNIE: Input (Change Notifica	ation Interrupt E	Enable bit								
	1 = Interrupt	request is enab	led									
bit 2	•	arator Interrupt										
	1 = Interrupt	request is enab request is not e	led									
bit 1		SP1 I ² C™ Bus		unt Enable bit								
		request is enab		טאנ בוומטוכ טונ								
hit 0	0 = Interrupt request is not enabled											
bit 0	SSP1IE: MSSP1 SPI/I ² C Event Interrupt Enable bit											
bit 0		SP1 SPI/I ² C Ev request is enab	•	nable bit								

REGISTER 8-14: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
_	—	—	—	—	—	CCT5IE	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	—	_		—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			iown		
bit 15-10	Unimplemen	ted: Read as '	כי					
hit 9	CCT5IF: Canture/Compare 5 Timer Interrunt Enable bit							

bit 9	CCT5IE: Capture/Compare 5 Timer Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled

bit 8-0 Unimplemented: Read as '0'

REGISTER 8-15: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIE	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
—	—	—	—	—	BCL2IE	SSP2IE	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	RTCIE: Real-Time Clock and Calendar Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 13-3	Unimplemented: Read as '0'
bit 2	BCL2IE: MSSP2 I ² C [™] Bus Collision Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 1	SSP2IE: MSSP2 SPI/I ² C Event Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 0	Unimplemented: Read as '0'

9.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins

The PIC24FXXXXX family devices consist of two types of secondary oscillator:

- High-Power Secondary Oscillator
- Low-Power Secondary Oscillator

These can be selected by using the SOSCSEL (FOSC<5>) bit.

- Fast Internal RC (FRC) Oscillator:
 - 8 MHz FRC Oscillator
 - 500 kHz Lower Power FRC Oscillator
- Low-Power Internal RC (LPRC) Oscillator with two modes:
 - High-Power/High-Accuracy mode
 - Low-Power/Low-Accuracy mode

The Primary Oscillator and 8 MHz FRC sources have the option of using the internal 4x PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.

The processor clock source is divided by two to produce the internal instruction cycle clock, Fcy. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the Primary Oscillator.

9.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset (POR) event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory (for more information, see Section 25.1 "Configuration Bits"). The Primary Oscillator Configuration bits, POSCMD<1:0> (FOSC<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), select the oscillator source that is used at a POR. The FRC Primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The Secondary Oscillator, or one of the internal oscillators, may be chosen by programming these bit locations. The EC mode Frequency Range Configuration bits, POSCFREQ<1:0> (FOSC<4:3>), optimize power consumption when running in EC mode. The default configuration is "frequency range is greater than 8 MHz".

The Configuration bits allow users to choose between the various clock modes, shown in Table 9-1.

9.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM<1:0> Configuration bits (FOSC<7:6>) are used jointly to configure device clock switching and the FSCM. Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM<1:0> are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Notes
8 MHz FRC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
500 kHz FRC Oscillator with Postscaler (LPFRCDIV)	Internal	11	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	00	100	1
Primary Oscillator (HS) with PLL Module (HSPLL)	Primary	10	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
8 MHz FRC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
8 MHz FRC Oscillator (FRC)	Internal	11	000	1

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: The OSCO pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

SYNC<4:0>	Synchronization Source
00000	None; Timer with Rollover on CCPxPR Match or FFFFh
00001	MCCP1 or SCCP1 Sync Output
00010	MCCP2 or SCCP2 Sync Output
00011	MCCP3 or SCCP3 Sync Output
00100	MCCP4 or SCCP4 Sync Output
00101	MCCP5 or SCCP5 Sync Output
00110 to 01010	Unused
01011	Timer1 Sync Output ⁽¹⁾
01100 to 10000	Unused
10001	CLC1 Output ⁽¹⁾
10010	CLC2 Output ⁽¹⁾
10011 to 11010	Unused
11011	A/D ⁽¹⁾
11110	Unused
11111	None; Timer with Auto-Rollover (FFFFh \rightarrow 0000h)

TABLE 13-6: SYNCHRONIZATION SOURCES

Note 1: These sources are only available when the source module is being used in a Synchronous mode.

REGISTER 13-5: CCPxCON3L: CCPx CONTROL 3 LOW REGISTERS ⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	_	—	—	—	—			
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—	DT5	DT4	DT3	DT2	DT1	DT0			
bit 7					•		bit 0			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at	-n = Value at POR (1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown			
bit 15-6	Unimplemen	ted: Read as 'd)'							
bit 5-0	DT<5:0>: CCPx Dead-Time Select bits									
	111111 - Incert CO dood time delay periodo between complementary output circula									

111111 = Insert 63 dead-time delay periods between complementary output signals
 11110 = Insert 62 dead-time delay periods between complementary output signals
 000010 = Insert 2 dead-time delay periods between complementary output signals
 000001 = Insert 1 dead-time delay period between complementary output signals
 000001 = Dead-time logic is disabled

Note 1: This register is implemented in MCCPx modules only.

NOTES:

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0					
DACEN		DACSIDL	DACSLP	DACFM		SRDIS	DACTRIG					
bit 15			27.002			0.12.0	bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
DACOE	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0					
bit 7							bit 0					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown					
							-					
bit 15	DACEN: DAC	x Enable bit										
	1 = Module is	= Module is enabled										
	0 = Module is	s disabled										
bit 14	Unimplement	ted: Read as 'd)'									
bit 13	DACSIDL: DACx Stop in Idle Mode bit											
		ues module op s module opera		device enters lo ode	lle mode							
bit 12	DACSLP: DA	DACSLP: DACx Enable Peripheral During Sleep bit										
				ent value of DA ; DACxOUT pi			nd LATx bits					
bit 11	DACFM: DAC	x Data Format	Select bit									
		ft justified (data ht justified (dat										
bit 10	Unimplement	ted: Read as '0)'									
bit 9	SRDIS: Soft F	Reset Disable b	oit									
				only on a POR on any type of		:						
bit 8		ACTRIG: DACx Trigger Input Enable bit										
				selected (by D as DACxDAT is			ed)					
bit 7	DACOE: DAC	Cx Output Enab	le bit									
	1 = DACx out	put pin is enabl	led and driven	on the DACxO put is available		her peripherals	only					
Note 1.		in configuration			-1.0~)		-					

REGISTER 20-1: DACxCON: DACx CONTROL REGISTER

Note 1: BGBUF1 voltage is configured by BUFREF<1:0> (BUFCON0<1:0>).

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
AMPEN		AMPSIDL	AMPSLP							
bit 15			•				bit 8			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SPDSEL	—	NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0			
bit 7							bit 0			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
							-			
bit 15	AMPEN: Op	Amp x Control	Module Enable	e bit						
	1 = Module									
	0 = Module									
bit 14	-	nted: Read as '								
bit 13		Dp Amp x Periph								
		nues module op es module opera			le mode					
bit 12		p Amp x Periph			it					
		es module opera		-						
		nues module op			pinouo					
bit 11-8	Unimpleme	nted: Read as '	כי							
bit 7	SPDSEL: Op	p Amp x Power/	Speed Select b	bit						
	• •	ower and band	•	• •						
bit 6		ower and bandw	-	sponse (me)						
bit 5-3	-	nted: Read as '		oot hito						
DIL D-D		I>: Negative Op rved; do not use		eci biis						
		rved; do not use								
		np negative inpu		to the op amp	output (voltage	e follower)				
		rved; do not use								
		rved; do not use np negative inpu		to the OAVING	nin					
		np negative inpl								
		np negative inpu								
bit 2-0	PINSEL<2:0	>: Positive Op /	Amp Input Sele	ect bits						
	111 = Op amp positive input is connected to the output of the A/D input multiplexer									
		rved; do not use		to the DAC1 of	tout for OA1 /					
		np positive inpu rved; do not use					i (JAZ)			
		rved; do not use								
		np positive inpu								
	•	np positive inpu			pin					
	000 = Op an	np positive inpu	i is connected	IU AVSS						
Note 1: The	nis register is a	vailable only on	PIC24F(V)16	KM2XX devices						

REGISTER 21-1: AMPxCON: OP AMP x CONTROL REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CTMUEN		CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0			
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable b	bit	U = Unimplei	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15		TMU Enable bit								
	1 = Module 0 = Module									
bit 14			3							
bit 13	Unimplemented: Read as '0'									
	CTMUSIDL: CTMU Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode									
	0 = Continues module operation in Idle mode									
bit 12	TGEN: Time Generation Enable bit									
		edge delay gen s edge delay ger								
bit 11	EDGEN: Edge Enable bit									
	1 = Edges are not blocked0 = Edges are blocked									
bit 10	EDGSEQEN: Edge Sequence Enable bit									
		event must occu e sequence is ne		2 event can o	ccur					
bit 9	IDISSEN: Analog Current Source Control bit									
		current source of current source of								
bit 8	CTTRIG: CTMU Trigger Control bit									
	00	output is enabled output is disable								
bit 7-2	ITRIM<5:0>: Current Source Trim bits									
	011111 = Maximum positive change from nominal current 011110									
	•									
	000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG<1:0> 111111 = Minimum negative change from nominal current									
	•									
	•									
	100010									
	100001 = Maximum negative change from nominal current									

REGISTER 24-1: CTMUCON1L: CTMU CONTROL 1 LOW REGISTER

26.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

26.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

26.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

26.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

AC CHARACTERISTICS				Operating temperatu		: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Sym	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units Conditions		
OS50	Fplli	PLL Input Frequency Range	4	—	8	MHz	ECPLL, HSPLL modes, -40°C \leq TA \leq +85°C	
OS51	Fsys	PLL Output Frequency Range	16	—	32	MHz	$-40^{\circ}C \le TA \le +85^{\circ}C$	
OS52	TLOCK	PLL Start-up Time (Lock Time)	-	1	2	ms		
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	%	Measured over 100 ms period	

TABLE 27-21: PLL CLOCK TIMING SPECIFICATIONS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-22: INTERNAL RC OSCILLATOR ACCURACY

AC CHARACTERISTICS		Standard Operating Conditions:1.8V to 3.6V (PIC24F16KM204)2.0V to 5.5V (PIC24FV16KM204)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
F20	FRC @ 8 MHz ⁽¹⁾	-2		+2	%	+25°C	$\begin{array}{l} 3.0V \leq V \text{DD} \leq 3.6V, \mbox{ F device} \\ 3.2V \leq V \text{DD} \leq 5.5V, \mbox{ FV device} \end{array}$		
		-5	_	+5	%	$-40^\circ C \le T A \le +125^\circ C$	$\begin{array}{l} 1.8V \leq VDD \leq 3.6V, \mbox{ F device} \\ 2.0V \leq VDD \leq 5.5V, \mbox{ FV device} \end{array}$		
F21	LPRC @ 31 kHz ⁽²⁾	-15		+15	%	$-40^{\circ}C \le TA \le +125^{\circ}C$	$\begin{array}{l} 1.8V \leq V\text{DD} \leq 3.6\text{V}, \ \text{F} \ \text{device} \\ 2.0V \leq V\text{DD} \leq 5.5\text{V}, \ \text{FV} \ \text{device} \end{array}$		

Note 1: The frequency is calibrated at +25°C and 3.3V. The OSCTUN bits can be used to compensate for temperature drift.

2: The change of LPRC frequency as VDD changes.

TABLE 27-23: INTERNAL RC OSCILLATOR SPECIFICATIONS

AC CHARACTERISTICS			$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$						
Param No.	Sym	Characteristic	Min	Тур	Мах	Units	Conditions		
	TFRC	FRC Start-up Time	—	5	_	μS			
	TLPRC	LPRC Start-up Time	—	70	_	μS			




TABLE 27-36: I²C[™] BUS DATA REQUIREMENTS (MASTER MODE)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
100	Thigh	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	—	_		
			400 kHz mode	2(Tosc)(BRG + 1)	—	_		
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	—	_		
			400 kHz mode	2(Tosc)(BRG + 1)	_	_		
102	TR	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
103	TF	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
90	Tsu:sta	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	_	Only relevant for Repeated	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	_	Start condition	
91	THD:STA	TA Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)	_		After this period, the first	
			400 kHz mode	2(Tosc)(BRG + 1)	_	_	clock pulse is generated	
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	ns		
			400 kHz mode	0	0.9	μS		
107	TSU:DAT	Data Input	100 kHz mode	250	_	ns	(Note 1)	
		Setup Time	400 kHz mode	100	_	ns		
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	_		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	_		
109	ΤΑΑ	Output Valid	100 kHz mode	—	3500	ns		
		from Clock	400 kHz mode	—	1000	ns		
110	TBUF	UF Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free	
			400 kHz mode	1.3	—	μS	before a new transmission can start	
D102	Св	Bus Capacitive L	oading	—	400	pF		

Note 1: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but Parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, Parameter 102 + Parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.




TABLE 27-38: A/D CONVERSION TIMING REQUIREMENTS⁽¹⁾


AC CHARACTERISTICS				d Operat	•	to 3.6V (PIC24F16KM204) to 5.5V (PIC24FV16KM204) $C \leq TA \leq +85^{\circ}C$ for Industrial $C \leq TA \leq +125^{\circ}C$ for Extended	
Param No.	Sym	Characteristic	Min.	Тур	Max.	Units	Conditions
			Clock P	aramete	rs		
AD50	Tad	A/D Clock Period	600	_	—	ns	Tcy = 75 ns, AD1CON3 in default state
AD51	TRC	A/D Internal RC Oscillator Period	—	1.67	—	μs	
			Conver	sion Rat	e		
AD55	Τςονν	Conversion Time	_	12 14	_	Tad Tad	10-bit results 12-bit results
AD56	FCNV	Throughput Rate	_	_	100	ksps	
AD57	TSAMP	Sample Time	_	1	_	TAD	
AD58	TACQ	Acquisition Time	750		—	ns	(Note 2)
AD59	Tswc	Switching Time from Convert to Sample	—	—	(Note 3)		
AD60	TDIS	Discharge Time	12		—	TAD	
		·	Clock P	aramete	rs		-
AD61	TPSS	Sample Start Delay from Setting Sample bit (SAMP)	2	—	3	Tad	


Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

- 2: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD).
- 3: On the following cycle of the device clock.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	N	MILLIMETERS					
Dimensior	Limits	MIN	NOM	MAX			
Number of Pins	N		28				
Pitch	е		1.27 BSC				
Overall Height	A	-	-	2.65			
Molded Package Thickness	A2	2.05	-	-			
Standoff §	A1	0.10	-	0.30			
Overall Width	E		10.30 BSC				
Molded Package Width	E1	7.50 BSC					
Overall Length	D		17.90 BSC				
Chamfer (Optional)	h	0.25	-	0.75			
Foot Length	L	0.40	-	1.27			
Footprint	L1		1.40 REF				
Lead Angle	Θ	0°	-	-			
Foot Angle	φ	0°	-	8°			
Lead Thickness	С	0.18	-	0.33			
Lead Width	b	0.31	-	0.51			
Mold Draft Angle Top	α	5°	-	15°			
Mold Draft Angle Bottom	β	5°	-	15°			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2