

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	8КВ (2.75К х 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5V
Data Converters	A/D 19x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv08km102-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)

) Pin Features			
44-Pin TQFP/QFN ⁽¹⁾	Pin	PIC24FXXKMX04 PIC24FVXXKMX04		
∞ ८ ७ 0 ° ∿ 0 4 0 0 4	1	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/ /CLC10/CTED4/CN21/RB9		
RB3 RB4 RB5 RB5 RB5 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3	2	U1RX/ /CN18/RC6		
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	3	U1TX/ /CN17/RC7		
RB9 1 33 RB4		/CN20/RC8		
RC6 2 32 RA8 RC7 3 31 RA3		IC4/OC2F/CTED7/CN19/RC9		
RC7 3 31 RA3 RC8 4 30 RA2	6	IC1/ / /CTED3/CN9/RA7		
RC9 5 PIC24FXXKMX04 29 Vss	7	/OC1A/CTED1/INT2/CN8/RA6 VCAP or VDDCORE		
RA7 6 28 VDD RA6 7 27 RC2	8	PGED2/SDI1/OC1C/CTED11/CN16/RB10		
RB10 8 26 RC1	9	PGEC2/SCK1/OC2A/CTED9/CN15/RB11		
RB11 9 25 RC0 RB12 10 24 RB3		/AN12/HLVDIN/ /CTED2/ /AN12/HLVDIN/ /CTED2/INT2/ CN14/RB12 CN14/RB12		
RB13 11 23 RB2		/ /AN11/SD01/OC1D/CTPLS/CN13/RB13		
221011111111111111111111111111111111111	12	/ /CN35/RA10		
RA10 RA11 RB15 AVDD AVDD RA10 RA10 RA10 RA10 RA10 RA10 RA10 RA10	13	/ /CTED8/CN36/RA11		
	14	/CVREF/ / /AN10/ / /C1OUT/OCFA/CTED5/INT1/CN12/		
RA10 RA11 RB14 RB14 AV815 AV815 AV815 MOCLR/RA5 RA01 RA10 RA10 RA10 RA10 RA10 RA11 RA10 RA11 RA10 RA11		RB14		
	15	/ /AN9/ /REFO/SS1/TCKIA/CTED6/CN11/RB15		
	16	AVss		
	17	AVDD		
	18	MCLR/Vpp/RA5		
	19	CVREF+/VREF+/ /AN0/ /CN2/ CVREF+/VREF+/ /AN0/ / RA0 CTED1/CN2/RA0 CTED		
	20	CVREF-/VREF-/AN1/CN3/RA1		
	21	PGED1/AN2/CTCMP/ULPWU/C1IND/ / / /CN4/RB0		
	22	PGEC1/ / /AN3/C1INC/ / /CTED12/CN5//RB1		
	23	/ /AN4/C1INB/ / /TCKIB/CTED13/CN6/RB2		
	24	/AN5/C1INA/ / /CN7/RB3		
	25	AN6/CN32/RC0		
	26	AN7/CN31/RC1		
	27	AN8/CN10/RC2		
	28	VDD		
	29			
	30 31	OSCI/CLKI/AN13/CN30/RA2 OSCO/CLKO/AN14/CN29/RA3		
	32	OSCO/CLRO/AN 14/CN29/RAS		
	32	SOSCI/AN15/ / /CN1/RB4		
	33	SOSCO/SCLKI/AN16/PWRLCLK/ /CN0/RA4		
	34	/CN34/RA9		
	36	/CN28/RC3		
	37	/CN25/RC4		
	38	/CN26/RC5		
Legend: Values in indicate pin	39	Vss		
function differences between	40	VDD		
PIC24F(V)XXKM202 and	PGED3/AN17/ASDA1/OC1E/CLCINA/CN27/RB5			
	41	PGEC3/AN18/ASCL1/OC1F/CLCINB/CN24/RB6		
PIC24F(V)XXKM102 devices.	42	FGEG3/ANTO/AGGET/OCTF/GEGIND/GN24/RD0		
Note 1: Exposed pad on underside of	42 43	AN19/INT0/CN23/RB7 AN19/ /OC1A/INT0/CN23/RB7		
	12			

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FV08KM101 PIC24F08KM101
- PIC24FV08KM102
- PIC24F08KM102
 PIC24F16KM102
- PIC24FV16KM102
- PIC24FV16KM104 PIC24F16KM104
- PIC24FV08KM202 PIC24F08KM202
- PIC24FV08KM204 PIC24F08KM204
- PIC24FV16KM202
- PIC24F16KM202
- PIC24FV16KM204 PIC24F16KM204

The PIC24FV16KM204 family introduces many new analog features to the extreme low-power Microchip devices. This is a 16-bit microcontroller family with a broad peripheral feature set and enhanced computational performance. This family also offers a new migration option for those high-performance applications which may be outgrowing their 8-bit platforms, but do not require the numerical processing power of a Digital Signal Processor (DSC).

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] Digital Signal Controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear Addressing of up to 16 Mbytes (program space) and 16 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32-bit by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as C
- Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FV16KM204 family incorporate a range of features that can significantly reduce power consumption during operation. Key features include:

- On-the-Fly Clock Switching, to allow the device clock to be changed under software control to the Timer1 source or the internal, low-power RC Oscillator during operation, allowing users to incorporate power-saving ideas into their software designs.
- Doze Mode Operation, when timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes, to allow the microcontroller to suspend all operations or selectively shut down its core while leaving its peripherals active with a single instruction in software.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

The PIC24FV16KM204 family offers five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock (EC) modes offering the option of a divide-by-2 clock output.
- Two Fast Internal Oscillators (FRCs), one with a nominal 8 MHz output and the other with a nominal 500 kHz output. These outputs can also be divided under software control to provide clock speed as low as 31 kHz or 2 kHz.
- A Phase Locked Loop (PLL) frequency multiplier, available to the external oscillator modes and the 8 MHz FRC Oscillator, which allows clock speeds of up to 32 MHz.
- A separate internal RC Oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

TABLE 1-2: DEVICE FEATURES FOR THE PIC24F16KM104 FAMILY

				1	
Features	PIC24F16KM104	PIC24F16KM102	PIC24F08KM102	PIC24F08KM101	
Operating Frequency		DC-3	2 MHz		
Program Memory (bytes)	16K	16K	8K	8K	
Program Memory (instructions)	5632	5632	2816	2816	
Data Memory (bytes)		10	24		
Data EEPROM Memory (bytes)		5	12		
Interrupt Sources (soft vectors/NMI traps)		25 (2	21/4)		
Voltage Range		1.8-	3.6V		
I/O Ports	PORTA<11:0> PORTB<15:0> PORTC<9:0>	PORTA PORTB		PORTA<6:0> PORTB<15:12,9:7, 4,2:0>	
Total I/O Pins	38	24	ŀ	18	
Timers	(One 16-bit timer, t		5 Ps with up to tv	vo 16/32 timers each)	
Capture/Compare/PWM modules MCCP SCCP			1		
Serial Communications MSSP UART			1		
Input Change Notification Interrupt	37	23	}	17	
12-Bit Analog-to-Digital Module (input channels)	22 19)	16	
Analog Comparators			1		
8-Bit Digital-to-Analog Converters		_	_		
Operational Amplifiers		-	_		
Charge Time Measurement Unit (CTMU)		Y	es		
Real-Time Clock and Calendar (RTCC)		-	_		
Configurable Logic Cell (CLC)			1		
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)				
Instruction Set	76 Base Inst	ructions, Multiple	e Addressing N	Iode Variations	
Packages	44-Pin QFN/TQFP, 48-Pin UQFN	28-F SPDIP/SSOP		20-Pin SOIC/SSOP/PDIP	

3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

REGISTER 7-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 4	WDTO: Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred 0 = WDT time-out has not occurred
bit 3	SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode
bit 2	IDLE: Wake-up from Idle Flag bit 1 = Device has been in Idle mode 0 = Device has not been in Idle mode
bit 1	BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred (the BOR is also set after a POR) 0 = A Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred

- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled regardless of the SWDTEN bit setting.
 - 3: This is implemented on PIC24FV16KMXXX parts only; not used on PIC24F16KMXXX devices.

TABLE 7-1: RESET FLAG BIT OPERATION

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

Note: All Reset flag bits may be set or cleared by the user software.

REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	_	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
—	—	—	_	—	_	—	ULPWUIF
bit 7 bit 0							

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1 Unimplemented: Read as '0'

bit 0 ULPWUIF: Ultra Low-Power Wake-up Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER 8-11: IFS6: INTERRUPT FLAG STATUS REGISTER 6

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15	bit 15 bit 8							

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS
—	—	—	—	—	—	CLC2IF	CLC1IF
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 1 CLC2IF: Configurable Logic Cell 2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

bit 0 CLC1IF: Configurable Logic Cell 1 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER 8-14: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
_	—	—	—	—	—	CCT5IE	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	_		—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-10	Unimplemen	ted: Read as '	כי				
hit 9	CCT5IE Can	ture/Compare ^J	5 Timer Interru	ot Enable bit			

bit 9	CCT5IE: Capture/Compare 5 Timer Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled

bit 8-0 Unimplemented: Read as '0'

REGISTER 8-15: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIE	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
—	—	—	—	—	BCL2IE	SSP2IE	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	RTCIE: Real-Time Clock and Calendar Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 13-3	Unimplemented: Read as '0'
bit 2	BCL2IE: MSSP2 I ² C [™] Bus Collision Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 1	SSP2IE: MSSP2 SPI/I ² C Event Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 0	Unimplemented: Read as '0'

9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on oscillator configuration, refer to the *"PIC24F Family Reference Manual"*, **"Oscillator with 500 kHz Low-Power FRC"** (DS39726).

The oscillator system for the PIC24FV16KM204 family of devices has the following features:

 A total of five external and internal oscillator options as clock sources, providing 11 different clock modes.

- On-chip 4x Phase Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources.
- Software-controllable switching between various clock sources.
- Software-controllable postscaler for selective clocking of CPU for system power savings.
- System frequency range declaration bits for External Clock (EC) mode. When using an EC source, the current consumption is reduced by setting the declaration bits to the expected frequency range.
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown.

A simplified diagram of the oscillator system is shown in Figure 9-1.




FIGURE 9-1: PIC24FXXXXX FAMILY CLOCK DIAGRAM

10.2.2 IDLE MODE

Idle mode includes these features:

- · The CPU will stop executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.6 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

10.2.3.1 Power-on Resets (PORs)

VDD voltage is monitored to produce PORs. When a true POR occurs, the entire device is reset.

10.3 Ultra Low-Power Wake-up

The Ultra Low-Power Wake-up (ULPWU) on pin, RB0, allows a slow falling voltage to generate an interrupt without excess current consumption.

To use this feature:

- 1. Charge the capacitor on RB0 by configuring the RB0 pin to an output and setting it to '1'.
- 2. Stop charging the capacitor by configuring RB0 as an input.
- 3. Discharge the capacitor by setting the ULPEN and ULPSINK bits in the ULPWCON register.
- 4. Configure Sleep mode.
- 5. Enter Sleep mode.

When the voltage on RB0 drops below VIL, the device wakes up and executes the next instruction.

This feature provides a low-power technique for periodically waking up the device from Sleep mode.

The time-out is dependent on the discharge time of the RC circuit on RB0.

When the ULPWU module wakes the device from Sleep mode, the ULPWUIF bit (IFS5<0>) is set. Software can check this bit upon wake-up to determine the wake-up source.


See Example 10-2 for initializing the ULPWU module.

EXAMPLE 10-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

```
//*********
// 1. Charge the capacitor on RBO
TRISBbits.TRISB0 = 0;
  LATBbits.LATB0 = 1;
  for(i = 0; i < 10000; i++) Nop();</pre>
//2. Stop Charging the capacitor
   on RBO
11
//*******************************
  TRISBbits.TRISB0 = 1;
//3. Enable ULPWU Interrupt
IFS5bits.ULPWUIF = 0;
IEC5bits.ULPWUIE = 1;
IPC21bits.ULPWUIP = 0x7;
//*********************************
//4. Enable the Ultra Low Power
11
   Wakeup module and allow
11
  capacitor discharge
ULPWCONbits.ULPEN = 1;
  ULPWCONbit.ULPSINK = 1;
//5. Enter Sleep Mode
 11
  Sleep();
//for sleep, execution will
//resume here
```

A series resistor, between RB0 and the external capacitor provides overcurrent protection for the AN2/ULPWU/RB0 pin and enables software calibration of the time-out (see Figure 10-1).

FIGURE 10-1: SERIES RESISTOR



A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired delay in Sleep. This technique compensates for the affects of temperature, voltage and component accuracy. The peripheral can also be configured as a simple, programmable Low-Voltage Detect (LVD) or temperature sensor.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
TON		TSIDL	—	_	—	TECS1 ⁽¹⁾	TECS0 ⁽¹⁾
bit 15		•	-				bit
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
—	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	—
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15	TON: Timer1	On bit					
	1 = Starts 16- 0 = Stops 16-						
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	TSIDL: Timer	1 Stop in Idle I	Node bit				
			eration when o ation in Idle mo	device enters lo ode	lle mode		
bit 12-10	Unimplemen	ted: Read as '	0'				
bit 9-8			ed Clock Seled	ct bits ⁽¹⁾			
	11 = Reserve	•	as the sleek s	0.1700			
			as the clock s al Clock (EC)				
				r (SOSC) as th	e clock source		
bit 7	Unimplemen	ted: Read as '	0'				
bit 6			Accumulation	Enable bit			
	When TCS =						
	When TCS = $\frac{1}{2}$						
		<u>o.</u> ne accumulatio	n is enabled				
	0 = Gated tim	ne accumulatio	n is disabled				
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Prescale	e Select bits			
	11 = 1:256						
	10 = 1:64 01 = 1:8						
	00 = 1:1						
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	TSYNC: Time	er1 External Cl	ock Input Sync	hronization Se	lect bit		
	<u>When TCS =</u>	<u>1:</u> nizes External	Clock input				
			External Clock	input			
	When TCS =	-					
	This bit is igno	ored.					
bit 1		Clock Source					
			selected by TE	CS<1:0>			
	0 = Internal c						
bit 0	Unimplemen	tod. Dood oo .	Ω'				

REGISTER 15-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit
- Note 1: This feature is is only available for the 16x BRG mode (BRGH = 0).
 - 2: The bit availability depends on the pin availability.

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 G2D4T G2D4N G2D3T G2D3N G2D2T G2D2N G2D1T G2D1N bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 G1D4T G1D2N G1D4N G1D3T G1D3N G1D2T G1D1T G1D1N bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared x = Bit is unknown '1' = Bit is set bit 15 G2D4T: Gate 2 Data Source 4 True Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 2 0 = The Data Source 4 inverted signal is disabled for Gate 2 bit 14 G2D4N: Gate 2 Data Source 4 Negated Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 2 0 = The Data Source 4 inverted signal is disabled for Gate 2 bit 13 G2D3T: Gate 2 Data Source 3 True Enable bit 1 = The Data Source 3 inverted signal is enabled for Gate 2 0 = The Data Source 3 inverted signal is disabled for Gate 2 bit 12 G2D3N: Gate 2 Data Source 3 Negated Enable bit 1 = The Data Source 3 inverted signal is enabled for Gate 2 0 = The Data Source 3 inverted signal is disabled for Gate 2 bit 11 G2D2T: Gate 2 Data Source 2 True Enable bit 1 = The Data Source 2 inverted signal is enabled for Gate 2 0 = The Data Source 2 inverted signal is disabled for Gate 2 bit 10 G2D2N: Gate 2 Data Source 2 Negated Enable bit 1 = The Data Source 2 inverted signal is enabled for Gate 2 0 = The Data Source 2 inverted signal is disabled for Gate 2 bit 9 G2D1T: Gate 2 Data Source 1 True Enable bit 1 = The Data Source 1 inverted signal is enabled for Gate 2 0 = The Data Source 1 inverted signal is disabled for Gate 2 bit 8 G2D1N: Gate 2 Data Source 1 Negated Enable bit 1 = The Data Source 2 inverted signal is enabled for Gate 1 0 = The Data Source 2 inverted signal is disabled for Gate 1 bit 7 G1D4T: Gate 1 Data Source 4 True Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 1 0 = The Data Source 4 inverted signal is disabled for Gate 1 bit 6 G1D4N: Gate 1 Data Source 4 Negated Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 1 0 = The Data Source 4 inverted signal is disabled for Gate 1 G1D3T: Gate 1 Data Source 3 True Enable bit bit 5 1 = The Data Source 3 inverted signal is enabled for Gate 1 0 = The Data Source 3 inverted signal is disabled for Gate 1 bit 4 G1D3N: Gate 1 Data Source 3 Negated Enable bit 1 = The Data Source 3 inverted signal is enabled for Gate 1 0 = The Data Source 3 inverted signal is disabled for Gate 1

18.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference
	source. For more information on the High/Low-Voltage Detect, refer to the "PIC24F Family Reference Manual", "High-Level Integration with
	Programmable High/Low-Voltage Detect (HLVD)" (DS39725).

The High/Low-Voltage Detect module (HLVD) is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 18-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.




FIGURE 18-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM

TABLE 19-2:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:
12-BIT FRACTIONAL FORMATS


VIN/VREF	12-Bit Output Code	16-Bit Fractional Format Equivalent Decimal Value	16-Bit Signed Fractional Format/ Equivalent Decimal Value			
+4095/4096	0 1111 1111 1111	1111 1111 1111 0000	0.999	0111 1111 1111 1000	0.999	
+4094/4096	0 1111 1111 1110	1111 1111 1110 0000	0.998	0111 1111 1110 1000	0.998	
		• • •				
+1/4096	0 0000 0000 0001	0000 0000 0001 0000	0.001	0000 0000 0000 1000	0.001	
0/4096	0 0000 0000 0000	0000 0000 0000 0000	0.000	0000 0000 0000 0000	0.000	
-1/4096	1 0111 1111 1111	0000 0000 0000 0000	0.000	1111 1111 1111 1000	-0.001	
		•••				
-4095/4096	1 0000 0000 0001	0000 0000 0000 0000	0.000	1000 0000 0000 1000	-0.999	
-4096/4096	1 0000 0000 0000	0000 0000 0000 0000	0.000	1000 0000 0000 0000	-1.000	

FIGURE 19-5: A/D OUTPUT DATA FORMATS (10-BIT)

RAM Contents:							d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Read to Bus:																I
Integer	0	0	0	0	0	0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Signed Integer	s0	s0	s0	s0	s0	s0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Fractional (1.15)	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0	0
Signed Fractional (1.15)	s0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0
	L	I						1	I							

TABLE 19-3:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:
10-BIT INTEGER FORMATS

VIN/VREF	10-Bit Differential Output Code (11-bit result)	16-Bit Integer Format/ Equivalent Decimal Value	16-Bit Signed Integer Format/ Equivalent Decimal Value			
+1023/1024	011 1111 1111	0000 0011 1111 1111	1023	0000 0001 1111 1111	1023	
+1022/1024	011 1111 1110	0000 0011 1111 1110	1022	0000 0001 1111 1110	1022	
		•••				
+1/1024	000 0000 0001	0000 0000 0000 0001	1	0000 0000 0000 0001	1	
0/1024	000 0000 0000	0000 0000 0000 0000	0	0000 0000 0000 0000	0	
-1/1024	101 1111 1111	0000 0000 0000 0000	0	1111 1111 1111 1111	-1	
		•••				
-1023/1024	100 0000 0001	0000 0000 0000 0000	0	1111 1110 0000 0001	-1023	
-1024/1024	100 0000 0000	0000 0000 0000 0000	0	1111 1110 0000 0000	-1024	



REGISTER 24-1: CTMUCON1L: CTMU CONTROL 1 LOW REGISTER (CONTINUED)

- bit 1-0 IRNG<1:0>: Current Source Range Select bits
 - 11 = 100 × Base Current
 - 10 = 10 × Base Current
 - 01 = Base Current Level (0.55 μA nominal)
 - 00 = 1000 × Base Current

DC CHARACTERISTICS		Standard C			s: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Parameter No.	Device	Typical ⁽¹⁾	Max	Units		С	onditions		
Power-Dow	n Current (IPD)								
DC60	PIC24FV16KMXXX		_		-40°C				
			8.0		+25°C				
		6.0	8.5	μA	+60°C	2.0V			
			9.0		+85°C				
			15.0		+125°C				
			—		-40°C				
			8.0		+25°C				
		6.0	9.0	μA	+60°C	5.0V			
			10.0		+85°C				
			15.0		+125°C		Sleep Mode ⁽²⁾		
	PIC24F16KMXXX		_		-40°C				
			0.80		+25°C				
		0.025	1.5	μA	+60°C	1.8V			
			2.0		+85°C				
			7.5		+125°C				
			—		-40°C				
			1.0		+25°C				
		0.040	2.0	μA	+60°C	3.3V			
			3.0		+85°C				
			7.5		+125°C				
DC61	PIC24FV16KMXXX	0.25	_	μA	+85°C	2.0V			
			7.5	P., 4	+125°C		Low-Voltage		
		0.35	3.0	μA	+85°C	5.0V	Sleep Mode ⁽²⁾		
			7.5	r	+125°C				

TABLE 27-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices.

Note 1: Data in the Typical column is at 3.3V, +25°C (PIC24F16KMXXX) or 5.0V, +25°C (PIC24FV16KMXXX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low. PMSLP is set to '0' and WDT, etc., are all switched off.

3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.





FIGURE 27-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-103C Sheet 1 of 2

NOTES: