
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LVD, POR, PWM, WDT |
| Number of I/O | 23 |
| Program Memory Size | 8КВ (2.75К х 24) |
| Program Memory Type | FLASH |
| EEPROM Size | 512 x 8 |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5V |
| Data Converters | A/D 19x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 28-DIP (0.300", 7.62mm) |
| Supplier Device Package | 28-SPDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24fv08km102-i-sp |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)

| | 20-Pin QFN $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | | |
|-----|--|--|--|--|--|--|--|
| Dia | Pin Features | | | | | | |
| Pin | PIC24F08KM101 PIC24FV08KM101 | | | | | | |
| 1 | PGED1/AN2/CTCMP/ULPWU/C1IND/OC2A/CN4/RB0 | | | | | | |
| 2 | PGEC1/AN3/C1INC/CTED12/CN5/RB1 | | | | | | |
| 3 | AN4/U1RX/TCKIB/CTED13/CN6/RB2 | | | | | | |
| 4 | OSCI/CLKI/AN13/C1INB/CN30/RA2 | | | | | | |
| 5 | OSCO/CLKO/AN14/C1INA/CN29/RA3 | | | | | | |
| 6 | PGED3/SOSCI/AN15/CLCINA/CN1/RB4 | | | | | | |
| 7 | PGEC3/SOSCO/SCLKI/AN16/PWRLCLK/CLCINB/CN0/RA4 | | | | | | |
| 8 | AN19/U1TX/CTED1/INT0/CN23/RB7 AN19/U1TX/IC1/OC1A/CTED1/INT0/CN23/RB7 | | | | | | |
| 9 | AN20/SCL1/UICTS/OC1B/CTED10/CN22/RB8 | | | | | | |
| 10 | AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/CLC10/CTED4/CN21/RB9 | | | | | | |
| 11 | IC1/OC1A/INT2/CN8/RA6 VCAP OR VDDCORE | | | | | | |
| 12 | AN12/HLVDIN/SCK1/OC1C/CTED2/CN14/RB12 AN12/HLVDIN/SCK1/OC1C/CTED2/INT2/CN14/RB12 | | | | | | |
| 13 | AN11/SDO1/OCFB/OC1D/CTPLS/CN13/RB13 | | | | | | |
| 14 | CVREF/AN10/SDI1/C1OUT/OCFA/CTED5/INT1/CN12/RB14 | | | | | | |
| 15 | AN9/REFO/SS1/TCKIA/CTED6/CN11/RB15 | | | | | | |
| 16 | Vss/AVss | | | | | | |
| 17 | Vdd/AVdd | | | | | | |
| 18 | MCLR/Vpp/RA5 | | | | | | |
| 19 | PGEC2/CVREF+/VREF+/AN0/CN2/RA0 | | | | | | |
| 20 | PGED2/CVReF-/VReF-/AN1/CN3/RA1 | | | | | | |

Pin Diagrams (Continued)

| | | Pin Features |
|--|----------|--|
| 44-Pin TQFP/QFN ⁽¹⁾ | Pin | PIC24FXXKMX04 PIC24FVXXKMX04 |
| ∞ ८ ७ 0 ° ∿ 0 4 0 0 4 | 1 | AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/ /CLC10/CTED4/CN21/RB9 |
| RB3 RB4 RB5 RB5 RB5 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 | 2 | U1RX/ /CN18/RC6 |
| 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 | 3 | U1TX/ /CN17/RC7 |
| RB9 1 33 RB4 | | /CN20/RC8 |
| RC6 2 32 RA8 RC7 3 31 RA3 | | IC4/OC2F/CTED7/CN19/RC9 |
| RC7 3 31 RA3 RC8 4 30 RA2 | 6 | IC1/ / /CTED3/CN9/RA7 |
| RC9 5 PIC24FXXKMX04 29 Vss | 7 | /OC1A/CTED1/INT2/CN8/RA6 VCAP or VDDCORE |
| RA7 6 28 VDD RA6 7 27 RC2 | 8 | PGED2/SDI1/OC1C/CTED11/CN16/RB10 |
| RB10 8 26 RC1 | 9 | PGEC2/SCK1/OC2A/CTED9/CN15/RB11 |
| RB11 9 25 RC0 RB12 10 24 RB3 | | /AN12/HLVDIN/ /CTED2/ /AN12/HLVDIN/ /CTED2/INT2/ CN14/RB12 CN14/RB12 |
| RB13 11 23 RB2 | | / /AN11/SD01/OC1D/CTPLS/CN13/RB13 |
| 221011111111111111111111111111111111111 | 12 | / /CN35/RA10 |
| RA10 RA11 RB15 AVDD AVDD RA10 RA10 RA10 RA10 RA10 RA10 RA10 RA10 | 13 | / /CTED8/CN36/RA11 |
| | 14 | /CVREF/ / /AN10/ / /C1OUT/OCFA/CTED5/INT1/CN12/ |
| RA10 RA11 RB14 RB14 AV815 AV815 AV815 MOCLR/RA5 RA01 RA10 RA10 RA10 RA10 RA10 RA11 RA10 RA11 RA10 RA11 | | RB14 |
| | 15 | / /AN9/ /REFO/SS1/TCKIA/CTED6/CN11/RB15 |
| | 16 | AVss |
| | 17 | AVDD |
| | 18 | MCLR/Vpp/RA5 |
| | 19 | CVREF+/VREF+/ /AN0/ /CN2/ CVREF+/VREF+/ /AN0/ / RA0 CTED1/CN2/RA0 CTED |
| | 20 | CVREF-/VREF-/AN1/CN3/RA1 |
| | 21 | PGED1/AN2/CTCMP/ULPWU/C1IND/ / / /CN4/RB0 |
| | 22 | PGEC1/ / /AN3/C1INC/ / /CTED12/CN5//RB1 |
| | 23 | / /AN4/C1INB/ / /TCKIB/CTED13/CN6/RB2 |
| | 24 | /AN5/C1INA/ / /CN7/RB3 |
| | 25 | AN6/CN32/RC0 |
| | 26 | AN7/CN31/RC1 |
| | 27 | AN8/CN10/RC2 |
| | 28 | VDD |
| | 29 | |
| | 30 31 | OSCI/CLKI/AN13/CN30/RA2 OSCO/CLKO/AN14/CN29/RA3 |
| | 32 | OSCO/CLRO/AN 14/CN29/RAS |
| | 32 | SOSCI/AN15/ / /CN1/RB4 |
| | 33 | SOSCO/SCLKI/AN16/PWRLCLK/ /CN0/RA4 |
| | 34 | /CN34/RA9 |
| | 36 | /CN28/RC3 |
| | 37 | /CN25/RC4 |
| | 38 | /CN26/RC5 |
| Legend: Values in indicate pin | 39 | Vss |
| function differences between | 40 | VDD |
| PIC24F(V)XXKM202 and | 41 | PGED3/AN17/ASDA1/OC1E/CLCINA/CN27/RB5 |
| | | PGEC3/AN18/ASCL1/OC1F/CLCINB/CN24/RB6 |
| PIC24F(V)XXKM102 devices. | 42 | FGEG3/ANTO/AGGET/OCTF/GEGIND/GN24/RD0 |
| Note 1: Exposed pad on underside of | 42 43 | AN19/INT0/CN23/RB7 AN19/ /OC1A/INT0/CN23/RB7 |
| | 12 | |

4.2 **Data Address Space**

The PIC24F core has a separate, 16-bit-wide data memory space, addressable as a single linear range. The Data Space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The Data Space memory map is displayed in Figure 4-3.


All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This gives a Data Space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility (PSV) area (see Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility").

Depending on the particular device, PIC24FV16KM family devices implement either 512 or 1024 words of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

FIGURE 4-3:

4.2.1 DATA SPACE WIDTH

The data organized memory space is in byte-addressable, 16-bit-wide blocks. Data is aligned in data memory and registers as 16-bit words, but all the Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.



DATA SPACE MEMORY MAP FOR PIC24FXXXXX FAMILY DEVICES⁽³⁾

TABLE 4-9: MCCP2 REGISTER MAP

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|-------|---------|---|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|--------------|--------------|---------|-----------------------|---------|---------|------------------------|------------|---------------|
| CCP2CON1L | 164h | CCPON | _ | CCPSIDL | r | TMRSYNC | CLKSEL2 | CLKSEL1 | CLKSEL0 | TMRPS1 | TMRPS0 | T32 | CCSEL | MOD3 | MOD2 | MOD1 | MOD0 | 0000 |
| CCP2CON1H | 166h | OPSSRC | RTRGEN | _ | _ | IOPS3 | IOPS2 | IOPS1 | IOPS0 | TRIGEN | ONESHOT | ALTSYNC | SYNC4 | SYNC3 | SYNC2 | SYNC1 | SYNC0 | 0000 |
| CCP2CON2L | 168h | PWMRSEN | ASDGM | | SSDG | | | _ | _ | ASDG7 | ASDG6 | ASDG5 | ASDG4 | ASDG3 | ASDG2 | ASDG1 | ASDG0 | 0000 |
| CCP2CON2H | 16Ah | OENSYNC | - | OCFEN ⁽¹⁾ | OCEEN ⁽¹⁾ | OCDEN ⁽¹⁾ | OCCEN ⁽¹⁾ | OCBEN ⁽¹⁾ | OCAEN | ICGSM1 | ICGSM0 | _ | AUXOUT1 | AUXOUT0 | ICSEL2 | ICSEL1 | ICSEL0 | 0100 |
| CCP2CON3L | 16Ch | _ | _ | _ | _ | _ | _ | _ | _ | _ | | DT5 | DT4 | DT3 | DT2 | DT1 | DT0 | 0000 |
| CCP2CON3H | 16Eh | OETRIG | OSCNT2 | OSCNT1 | OSCNT0 | _ | OUTM2 ⁽¹⁾ | OUTM1 ⁽¹⁾ | OUTM0 ⁽¹⁾ | _ | _ | POLACE | POLBDF ⁽¹⁾ | PSSACE1 | PSSACE0 | PSSBDF1 ⁽¹⁾ | PSSBDF0(1) | 0000 |
| CCP2STATL | 170h | _ | - | | _ | | | _ | _ | CCPTRIG | TRSET | TRCLR | ASEVT | SCEVT | ICDIS | ICOV | ICBNE | 0000 |
| CCP2TMRL | 174h | | | | | | | MCC | P2 Time Ba | ase Register | r Low Word | | | | | | | 0000 |
| CCP2TMRH | 176h | | | | | | | MCC | P2 Time Ba | se Register | High Word | | | | | | | 0000 |
| CCP2PRL | 178h | | | | | | | MCCP2 | Time Base | Period Regi | ister Low Wo | rd | | | | | | FFFF |
| CCP2PRH | 17Ah | | | | | | | MCCP2 | Time Base I | Period Regi | ster High Wo | rd | | | | | | FFFF |
| CCP2RAL | 17Ch | | | | | | | 0 | utput Comp | oare 2 Data | Word A | | | | | | | 0000 |
| CCP2RBL | 180h | | Output Compare 2 Data Word B 000 | | | | | | | | | | 0000 | | | | | |
| CCP2BUFL | 184h | | Input Capture 2 Data Buffer Low Word 00 | | | | | | | | | | 0000 | | | | | |
| CCP2BUFH | 186h | | Input Capture 2 Data Buffer High Word 000 | | | | | | | | | 0000 | | | | | | |

PIC24FV16KM204 FAMILY

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These bits are available only on PIC24F(V)16KM2XX devices.

TABLE 4-10: MCCP3 REGISTER MAP

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------------------|-------|---------|---|---------|--------|---------|---------|---------|------------|--------------|--------------|---------|---------|---------|---------|---------|---------|---------------|
| CCP3CON1L ⁽¹⁾ | 188h | CCPON | _ | CCPSIDL | r | TMRSYNC | CLKSEL2 | CLKSEL1 | CLKSEL0 | TMRPS1 | TMRPS0 | T32 | CCSEL | MOD3 | MOD2 | MOD1 | MOD0 | 0000 |
| CCP3CON1H ⁽¹⁾ | 18Ah | OPSSRC | RTRGEN | _ | _ | IOPS3 | IOPS2 | IOPS1 | IOPS0 | TRIGEN | ONESHOT | ALTSYNC | SYNC4 | SYNC3 | SYNC2 | SYNC1 | SYNC0 | 0000 |
| CCP3CON2L ⁽¹⁾ | 18Ch | PWMRSEN | ASDGM | _ | SSDG | _ | _ | _ | _ | ASDG7 | ASDG6 | ASDG5 | ASDG4 | ASDG3 | ASDG2 | ASDG1 | ASDG0 | 0000 |
| CCP3CON2H ⁽¹⁾ | 18Eh | OENSYNC | _ | OCFEN | OCEEN | OCDEN | OCCEN | OCBEN | OCAEN | ICGSM1 | ICGSM0 | _ | AUXOUT1 | AUXOUT0 | ICS2 | ICS1 | ICS0 | 0100 |
| CCP3CON3L ⁽¹⁾ | 190h | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | DT5 | DT4 | DT3 | DT2 | DT1 | DT0 | 0000 |
| CCP3CON3H ⁽¹⁾ | 192h | OETRIG | OSCNT2 | OSCNT1 | OSCNT0 | _ | OUTM2 | OUTM1 | OUTM0 | _ | _ | POLACE | POLBDF | PSSACE1 | PSSACE0 | PSSBDF1 | PSSBDF0 | 0000 |
| CCP3STAT ⁽¹⁾ | 194h | _ | _ | _ | — | _ | _ | _ | _ | CCPTRIG | TRSET | TRCLR | ASEVT | SCEVT | ICDIS | ICOV | ICBNE | 0000 |
| CCP3TMRL ⁽¹⁾ | 198h | | MCCP3 Time Base Register Low Word 0 | | | | | | | | | | 0000 | | | | | |
| CCP3TMRH ⁽¹⁾ | 19Ah | | | | | | | MCCF | 3 Time Bas | e Register | High Word | | | | | | | 0000 |
| CCP3PRL ⁽¹⁾ | 19Ch | | | | | | | MCCP3 1 | īme Base F | Period Regis | ster Low Wor | d | | | | | | FFFF |
| CCP3PRH ⁽¹⁾ | 19Eh | | | | | | | МССРЗ Т | ime Base P | eriod Regis | ter High Wor | d | | | | | | FFFF |
| CCP3RAL ⁽¹⁾ | 1A0h | | | | | | | Οι | tput Compa | are 3 Data \ | Word A | | | | | | | 0000 |
| CCP3RBL ⁽¹⁾ | 1A4h | | | | | | | | | | | | 0000 | | | | | |
| CCP3BUFL ⁽¹⁾ | 1A8h | | Input Capture 3 Data Buffer Low Word 00 | | | | | | | | | | 0000 | | | | | |
| CCP3BUFH ⁽¹⁾ | 1AAh | | Input Capture 3 Data Buffer High Word | | | | | | | | | 0000 | | | | | | |

 $\label{eq:logend:loge$

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

TABLE 4-11: SCCP4 REGISTER MAP

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------------------|-------|---------|--|---------|--------|---------|---------|-----------|------------|--------------|-------------|---------|---------|---------|---------|--------|--------|---------------|
| CCP4CON1L ⁽¹⁾ | 1ACh | CCPON | _ | CCPSIDL | r | TMRSYNC | CLKSEL2 | CLKSEL1 | CLKSEL0 | TMRPS1 | TMRPS0 | T32 | CCSEL | MOD3 | MOD2 | MOD1 | MOD0 | 0000 |
| CCP4CON1H(1) | 1AEh | OPSSRC | RTRGEN | — | _ | IOPS3 | IOPS2 | IOPS1 | IOPS0 | TRIGEN | ONESHOT | ALTSYNC | SYNC4 | SYNC3 | SYNC2 | SYNC1 | SYNC0 | 0000 |
| CCP4CON2L ⁽¹⁾ | 1B0h | PWMRSEN | ASDGM | _ | SSDG | _ | _ | _ | _ | ASDG7 | ASDG6 | ASDG5 | ASDG4 | ASDG3 | ASDG2 | ASDG1 | ASDG0 | 0000 |
| CCP4CON2H ⁽¹⁾ | 1B2h | OENSYNC | _ | _ | _ | _ | _ | _ | OCAEN | ICGSM1 | ICGSM0 | _ | AUXOUT1 | AUXOUT0 | ICSEL2 | ICSEL1 | ICSEL0 | 0100 |
| CCP4CON3H ⁽¹⁾ | 1B6h | OETRIG | OSCNT2 | OSCNT1 | OSCNT0 | _ | _ | _ | — | _ | _ | POLACE | _ | PSSACE1 | PSSACE0 | _ | — | 0000 |
| CCP4STATL ⁽¹⁾ | 1B8h | _ | _ | _ | | - | _ | _ | _ | CCPTRIG | TRSET | TRCLR | ASEVT | SCEVT | ICDIS | ICOV | ICBNE | 0000 |
| CCP4TMRL ⁽¹⁾ | 1BCh | | SCCP4 Time Base Register Low Word 0 | | | | | | | | | | 0000 | | | | | |
| CCP4TMRH ⁽¹⁾ | 1BEh | | | | | | | SCCP4 | Time Base | Register Hi | gh Word | | | | | | | 0000 |
| CCP4PRL ⁽¹⁾ | 1C0h | | | | | | | SCCP4 Tir | ne Base Pe | riod Registe | er Low Word | | | | | | | FFFF |
| CCP4PRH ⁽¹⁾ | 1C2h | | | | | | | SCCP4 Tir | ne Base Pe | riod Registe | r High Word | | | | | | | FFFF |
| CCP4RAL ⁽¹⁾ | 1C4h | | | | | | | Out | put Compar | e 4 Data Wo | ord A | | | | | | | 0000 |
| CCP4RBL ⁽¹⁾ | 1C8h | | Output Compare 4 Data Word B 000 | | | | | | | | | 0000 | | | | | | |
| CCP4BUFL ⁽¹⁾ | 1CCh | | Input Capture 4 Data Buffer Low Word | | | | | | | | | 0000 | | | | | | |
| CCP4BUFH ⁽¹⁾ | 1CEh | | Input Capture 4 Data Buffer High Word 00 | | | | | | | | | 0000 | | | | | | |

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

TABLE 4-12: SCCP5 REGISTER MAP

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------------------|-------|---------|--|---------|--------|---------|---------|-----------|-------------|--------------|------------|---------|---------|---------|---------|--------|--------|---------------|
| CCP5CON1L ⁽¹⁾ | 1D0h | CCPON | _ | CCPSIDL | r | TMRSYNC | CLKSEL2 | CLKSEL1 | CLKSEL0 | TMRPS1 | TMRPS0 | T32 | CCSEL | MOD3 | MOD2 | MOD1 | MOD0 | 0000 |
| CCP5CON1H(1) | 1D2h | OPSSRC | RTRGEN | _ | _ | IOPS3 | IOPS2 | IOPS1 | IOPS0 | TRIGEN | ONESHOT | ALTSYNC | SYNC4 | SYNC3 | SYNC2 | SYNC1 | SYNC0 | 0000 |
| CCP5CON2L ⁽¹⁾ | 1D4h | PWMRSEN | ASDGM | _ | SSDG | _ | _ | _ | _ | ASDG7 | ASDG6 | ASDG5 | ASDG4 | ASDG3 | ASDG2 | ASDG1 | ASDG0 | 0000 |
| CCP5CON2H(1) | 1D6h | OENSYNC | _ | _ | _ | _ | _ | _ | OCAEN | ICGSM1 | ICGSM0 | _ | AUXOUT1 | AUXOUT0 | ICSEL2 | ICSEL1 | ICSEL0 | 0100 |
| CCP5CON3H ⁽¹⁾ | 1DAh | OETRIG | OSCNT2 | OSCNT1 | OSCNT0 | - | _ | _ | _ | _ | _ | POLACE | _ | PSSACE1 | PSSACE0 | _ | _ | 0000 |
| CCP5STATL ⁽¹⁾ | 1DCh | - | _ | _ | — | - | _ | _ | _ | CCPTRIG | TRSET | TRCLR | ASEVT | SCEVT | ICDIS | ICOV | ICBNE | 0000 |
| CCP5TMRL ⁽¹⁾ | 1E0h | | SCCP5 Time Base Register Low Word | | | | | | | | | 0000 | | | | | | |
| CCP5TMRH ⁽¹⁾ | 1E2h | | | | | | | SCCP5 | Time Base | Register Hig | gh Word | | | | | | | 0000 |
| CCP5PRL ⁽¹⁾ | 1E4h | | | | | | | SCCP5 Tir | ne Base Pe | iod Register | r Low Word | | | | | | | FFFF |
| CCP5PRH ⁽¹⁾ | 1E6h | | | | | | | SCCP5 Tin | ne Base Per | iod Register | High Word | | | | | | | FFFF |
| CCP5RAL ⁽¹⁾ | 1E8h | | | | | | | Out | put Compar | e 5 Data Wo | rd A | | | | | | | 0000 |
| CCP5RBL ⁽¹⁾ | 1ECh | | Output Compare 5 Data Word B 000 | | | | | | | | | 0000 | | | | | | |
| CCP5BUFL ⁽¹⁾ | 1F0h | | Input Capture 5 Data Buffer Low Word 00 | | | | | | | | | | 0000 | | | | | |
| CCP5BUFH ⁽¹⁾ | 1F2h | | Input Capture 5 Data Buffer High Word 00 | | | | | | | | | 0000 | | | | | | |

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

5.5.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time by erasing the programmable row. The general process is:

- 1. Read a row of program memory (32 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase a row (see Example 5-1):
 - a) Set the NVMOPx bits (NVMCON<5:0>) to '011000' to configure for row erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 32 instructions from data RAM into the program memory buffers (see Example 5-1).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOPx bits to '000100' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as displayed in Example 5-5.

| EXAMPLE 5-1: | ERASING A PROGRAM MEMORY ROW – ASSEMBLY LANGUAGE CODE |
|--------------|---|
| | |

| ; Set up NVMCON fo | or row erase operation | |
|--------------------|--------------------------------------|-------------------------------------|
| MOV #0x | x4058, WO ; | |
| MOV W0, | , NVMCON ; | Initialize NVMCON |
| ; Init pointer to | row to be ERASED | |
| MOV #tk | <pre>blpage(PROG_ADDR), W0 ;</pre> | |
| MOV W0, | , TBLPAG ; | Initialize PM Page Boundary SFR |
| MOV #tk | <pre>bloffset(PROG_ADDR), W0 ;</pre> | Initialize in-page EA[15:0] pointer |
| TBLWTL W0, | , [WO] ; | Set base address of erase block |
| DISI #5 | ; | Block all interrupts |
| | | for next 5 instructions |
| MOV #0× | x55, WO | |
| MOV W0, | , NVMKEY ; | Write the 55 key |
| MOV #0× | xAA, W1 ; | |
| MOV W1, | , NVMKEY ; | Write the AA key |
| BSET NVM | MCON, #WR ; | Start the erase sequence |
| NOP | ; | Insert two NOPs after the erase |
| NOP | ; | command is asserted |
| | | |

EXAMPLE 5-2: ERASING A PROGRAM MEMORY ROW – 'C' LANGUAGE CODE

```
// C example using MPLAB C30
                                                               // Variable located in Pgm Memory, declared as a
int __attribute__ ((space(auto_psv))) progAddr = 0x1234;
                                                               // global variable
   unsigned int offset;
//Set up pointer to the first memory location to be written
   TBLPAG = __builtin_tblpage(&progAddr);
                                                               // Initialize PM Page Boundary SFR
   offset = __builtin_tbloffset(&progAddr);
                                                               // Initialize lower word of address
    __builtin_tblwtl(offset, 0x0000);
                                                               // Set base address of erase block
                                                               // with dummy latch write
   NVMCON = 0 \times 4058;
                                                               // Initialize NVMCON
    asm("DISI #5");
                                                               // Block all interrupts for next 5 instructions
     _builtin_write_NVM();
                                                               \ensuremath{{//}} C30 function to perform unlock
                                                               // sequence and set WR
```

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
|------------------------------------|---------------|----------------------|------------------|-------------------|------------------|-----------------|---------|
| — | — | — | _ | — | CCP5IP2 | CCP5IP1 | CCP5IP0 |
| bit 15 | | | | | | - | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| _ | — | — | | — | INT1IP2 | INT1IP1 | INT1IP0 |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readat | ole hit | W = Writable b | hit | II = Unimpler | nented bit, read | 1 as '0' | |
| -n = Value at POR '1' = Bit is set | | | | '0' = Bit is cle | | x = Bit is unkr | own |
| | | | | | | | |
| bit 15-11 | Unimplemer | nted: Read as '0 | ' | | | | |
| bit 10-8 | CCP5IP<2:0 | >: Capture/Com | pare 5 Event | Interrupt Priorit | y bits | | |
| | 111 = Interru | ipt is Priority 7 (ł | nighest priority | y interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | | pt is Priority 1 | | | | | |
| | | pt source is disa | | | | | |
| bit 7-3 | Unimplemer | nted: Read as '0 | ' | | | | |
| bit 2-0 | | : External Interru | | | | | |
| | 111 = Interru | ipt is Priority 7 (h | nighest priority | y interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | | pt is Priority 1 | - la la al | | | | |
| | 000 = interru | pt source is disa | adied | | | | |

REGISTER 8-24: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

NOTES:







FIGURE 14-4: MSSPx BLOCK DIAGRAM (I²C[™] MASTER MODE)



| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 ⁽²⁾ | R/W-0 ⁽²⁾ | | |
|---------------|--|---|-------------------------------|--|--|----------------------|----------------------|--|--|
| UARTEN | — | USIDL | IREN ⁽¹⁾ | RTSMD | _ | UEN1 | UEN0 | | |
| bit 15 | | | | | | | bit 8 | | |
| R/C-0, HC | R/W-0 | R/W-0, HC | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSEL1 | PDSEL0 | STSEL | | |
| bit 7 | LIDAON | | UIXIIIV | BRGH | TDSELT | T DOLLO | bit 0 | | |
| | | | | | | | | | |
| Legend: | | C = Clearable | | | are Clearable bi | | | | |
| R = Readabl | | W = Writable | oit | | mented bit, read | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkn | iown | | |
| bit 15 | UARTEN: UA | ARTx Enable bit | | | | | | | |
| | | s enabled; all U | | controlled by l | JARTx. as defir | ned by UEN<1: | 0> | | |
| | | s disabled; all L | | | | | | | |
| bit 14 | Unimplemen | ted: Read as 'd |)' | | | | | | |
| bit 13 | USIDL: UAR | Tx Stop in Idle N | /lode bit | | | | | | |
| | | nues module op | | | ers Idle mode | | | | |
| | | s module opera | | | | | | | |
| bit 12 | | Encoder and D | | | | | | | |
| | | oder and decoo oder and decoo | | | | | | | |
| bit 11 | RTSMD: Mode Selection for UxRTS Pin bit | | | | | | | | |
| | | in is in Simplex in is in Flow Co | | | | | | | |
| bit 10 | Unimplemen | ted: Read as 'd |)' | | | | | | |
| bit 9-8 | UEN<1:0>: U | IARTx Enable b | its ⁽²⁾ | | | | | | |
| | 10 = UxTX, U 01 = UxTX, U | JxRX and UxBC JxRX, UxCTS a JxRX and UxRT nd UxRX pins are | nd UxRTS pin S pins are en | is are enabled a abled <u>and us</u> ec | an <u>d used</u> I; <u>UxCTS</u> pin is | controlled by p | ort latches | | |
| bit 7 | WAKE: Wake | e-up on Start Bit | Detect During | g Sleep Mode E | Enable bit | | | | |
| | cleared in | vill continue to n hardware on t | • | | rupt is generate | ed on the fallin | ig edge, bit is | | |
| hit C | | -up is enabled | Mada Salaat | hit | | | | | |
| bit 6 | | ARTx Loopback Loopback mode | | DIL | | | | | |
| | | k mode is disab | | | | | | | |
| bit 5 | - | o-Baud Enable | | | | | | | |
| | cleared in | baud rate meas n hardware upo | n completion | | er – requires re | ception of a Sy | nc field (55h); | | |
| | | e measurement | | • | | | | | |
| bit 4 | | RTx Receive Po | plarity Inversio | n dit | | | | | |
| | 1 = UxRX IdI 0 = UxRX IdI | | | | | | | | |
| Note 1: Th | nis feature is is | only available fo | or the 16x BR | G mode (BRGF | I = 0). | | | | |
| | | , donondo on th | | - | | | | | |

REGISTER 15-1: UXMODE: UARTX MODE REGISTER

2: The bit availability depends on the pin availability.

| REGISTER 16-2: | RTCPWC: RTCC CONFIGURATION REGISTER 2 ⁽¹⁾ |
|----------------|--|
| | |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|------------|--------------|----------------------------------|------------------------------|--|------------------------|-----------------|------------|
| PWCEN | PWCPOL | PWCCPRE | PWCSPRE | RTCCLK1 ⁽²⁾ | RTCCLK0 ⁽²⁾ | RTCOUT1 | RTCOUT0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| _ | — | — | | — | — | — | — |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Reada | hle hit | W = Writable | hit | II = I Inimpleme | nted bit, read as | ʻ ∩ ' | |
| -n = Value | | '1' = Bit is set | | '0' = Bit is cleare | | x = Bit is unkr | own |
| | | | | | 50 | | |
| bit 15 | PWCEN: Po | wer Control Er | able bit | | | | |
| | | ontrol is enable | | | | | |
| | 0 = Power co | ontrol is disable | ed | | | | |
| bit 14 | PWCPOL: P | ower Control F | Polarity bit | | | | |
| | | ontrol output is | | | | | |
| | | ontrol output is | | | | | |
| bit 13 | | Power Control | 2 | | | | |
| | | | | by-2 of source R ⁻ by-1 of source R ⁻ | | | |
| bit 12 | | Power Control | | 2 | | | |
| | | | • | by-2 of source R | CC clock | | |
| | | | | oy-1 of source R | | | |
| bit 11-10 | RTCCLK<1: | 0>: RTCC Clo | ck Select bits ⁽² | 2) | | | |
| | | | | CC clock, which i | s used for all RT | CC timer opera | itions. |
| | | al Secondary C I LPRC Oscilla | | C) | | | |
| | | al power line sc | | | | | |
| | | al power line so | | | | | |
| bit 9-8 | RTCOUT<1: | 0>: RTCC Out | put Select bits | 5 | | | |
| | | the source of the | ne RTCC pin c | output. | | | |
| | 00 = RTCC | alarm pulse seconds clock | | | | | |
| | 10 = RTCC (| | | | | | |
| | 11 = Power (| control | | | | | |
| bit 7-0 | Unimpleme | nted: Read as | ' 0 ' | | | | |
| Note 1: | The RTCPWC | register is only | affected by a | POR | | | |
| | | | - | r bits the Secon | da Valua ragiatar | should also be | writton to |

2: When a new value is written to these register bits, the Seconds Value register should also be written to properly reset the clock prescalers in the RTCC.

16.2.5 RTCVAL REGISTER MAPPINGS

REGISTER 16-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-----|-----|-----|-----|-----|-----|-------|
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | • | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-8 Unimplemented: Read as '0'

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 16-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

| U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|--------|-----|-----|---------|---------|---------|---------|---------|
| — | — | — | MTHTEN0 | MTHONE3 | MTHONE2 | MTHONE1 | MTHONE0 |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|-------|-----|---------|---------|---------|---------|---------|---------|
| _ | — | DAYTEN1 | DAYTEN0 | DAYONE3 | DAYONE2 | DAYONE1 | DAYONE0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-13 Unimplemented: Read as '0'

- bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.
- bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **DAYTEN<1:0>:** Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
- bit 3-0 **DAYONE<3:0>:** Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

19.1 A/D Control Registers

The 12-bit A/D Converter module uses up to 43 registers for its operation. All registers are mapped in the data memory space.

19.1.1 CONTROL REGISTERS

Depending on the specific device, the module has up to eleven control and status registers:

- AD1CON1: A/D Control Register 1
- AD1CON2: A/D Control Register 2
- AD1CON3: A/D Control Register 3
- AD1CON5: A/D Control Register 5
- AD1CHS: A/D Sample Select Register
- AD1CHITH and AD1CHITL: A/D Scan Compare Hit Registers
- AD1CSSH and AD1CSSL: A/D Input Scan Select Registers
- AD1CTMENH and AD1CTMENL: CTMU Enable Registers

The AD1CON1, AD1CON2 and AD1CON3 registers (Register 19-1, Register 19-2 and Register 19-3) control the overall operation of the A/D module. This includes enabling the module, configuring the conversion clock and voltage reference sources, selecting the sampling and conversion Triggers, and manually controlling the sample/convert sequences. The AD1CON5 register (Register 19-4) specifically controls features of the Threshold Detect operation, including its function in power-saving modes.

The AD1CHS register (Register 19-5) selects the input channels to be connected to the S/H amplifier. It also allows the choice of input multiplexers and the selection of a reference source for differential sampling.

The AD1CHITH and AD1CHITL registers (Register 19-6 and Register 19-7) are semaphore registers used with Threshold Detect operations. The status of individual bits, or bit pairs in some cases, indicates if a match condition has occurred. AD1CHITL is always implemented, whereas AD1CHITH may not be implemented in devices with 16 or fewer channels.

The AD1CSSH/L registers (Register 19-8 and Register 19-9) select the channels to be included for sequential scanning.

The AD1CTMENH/L registers (Register 19-10 and Register 19-11) select the channel(s) to be used by the CTMU during conversions. Selecting a particular channel allows the A/D Converter to control the CTMU (particularly, its current source) and read its data through that channel. AD1CTMENL is always implemented, whereas AD1CTMENH may not be implemented in devices with 16 or fewer channels.

19.1.2 A/D RESULT BUFFERS

The module incorporates a multi-word, dual port buffer, called ADC1BUFx. Each of the locations is mapped into the data memory space and is separately addressable. The buffer locations are referred to as ADC1BUF0 through ADC1BUFx (x = up to 17).

The A/D result buffers are both readable and writable. When the module is active (AD1CON<15> = 1), the buffers are read-only and store the results of A/D conversions. When the module is inactive (AD1CON<15> = 0), the buffers are both readable and writable. In this state, writing to a buffer location programs a conversion threshold for Threshold Detect operations.

Buffer contents are not cleared when the module is deactivated with the ADON bit (AD1CON1<15>). Conversion results and any programmed threshold values are maintained when ADON is set or cleared.

| PVCFG | 1 | | | | | | |
|--------------------|--|---|---------------------|---|-----------------|---------------------|------------|
| 1 101 0 | 1 PVCFG0 | NVCFG0 | _ | BUFREGEN | CSCNA | — | |
| oit 15 | · | | | | | · | bit |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| BUFS ⁽¹ |) SMPI4 | SMPI3 | SMPI2 | SMPI1 | SMPI0 | BUFM ⁽¹⁾ | ALTS |
| oit 7 | · | · · · | | | | | bit |
| _egend: | | | | | | | |
| R = Reada | able bit | W = Writable b | oit | U = Unimpleme | ented bit, read | d as '0' | |
| n = Value | at POR | '1' = Bit is set | | '0' = Bit is clear | red | x = Bit is unkno | own |
| oit 15-14 | PVCFG<1:0 : 11 = 4 * Inte 10 = 2 * Inte 01 = Externa 00 = AVDD | rnal V _{BG} (2) ernal V _{BG} (3) | r Positive Volt | age Reference C | configuration I | pits | |
| oit 13 | NVCFG0: A/ 1 = External 0 = AVss | | gative Voltage | Reference Conf | iguration bits | | |
| oit 12 | Unimpleme | nted: Read as '0 |)' | | | | |
| oit 11 | BUFREGEN | : A/D Buffer Reg | gister Enable I | oit | | | |
| | 1 = Convers | - | led into a buff | er location deterr | nined by the | converted chanr | nel |
| oit 10 | CSCNA: Sca | an Input Selectio | ns for CH0+ S | S/H Input for MUX | K A Setting bi | t | |
| | 1 = Scans ir 0 = Does no | nputs it scan inputs | | | | | |
| oit 9-8 | Unimpleme | nted: Read as '0 |)' | | | | |
| oit 7 | BUFS: A/D E | Buffer Fill Status | bit ⁽¹⁾ | | | | |
| | | • • • | | er; user should ac r; user should ac | | | |
| oit 6-2 | SMPI<4:0>: | Interrupt Sample | e Rate Select | bits | | | |
| | | • | • | e conversion for e conversion for | | • | |
| | 00000 = Inte | errupts at the co | mpletion of th | e conversion for e conversion for | | ample | |
| oit 1 | 1 = Starts fill interrupt 0 = Starts fi | (Split Buffer mo | address, ADC de) | C1BUF0, on the fin | - | | |
| oit O | • | ate Input Sampl | e Mode Selec | ct bit | | | |
| | 1 = Uses ch | | cts for Sample | e A on the first sa | mple and Sa | mple B on the n | ext sample |
| Note 1: | This is only appli | cable when the | buffer is used | in FIFO mode (B | UFREGEN = | 0). In addition, | BUFS is on |





TABLE 27-36: I²C[™] BUS DATA REQUIREMENTS (MASTER MODE)

| Param. No. | Symbol | Charac | teristic | Min | Max | Units | Conditions |
|---------------|---------|------------------|--------------|------------------|------|-------|--|
| 100 | Thigh | Clock High Time | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | _ | |
| | | | 400 kHz mode | 2(Tosc)(BRG + 1) | — | _ | |
| 101 | TLOW | Clock Low Time | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | _ | |
| | | | 400 kHz mode | 2(Tosc)(BRG + 1) | | _ | |
| 102 | TR | SDAx and SCLx | 100 kHz mode | — | 1000 | ns | CB is specified to be from |
| | | Rise Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | 10 to 400 pF |
| 103 | TF | SDAx and SCLx | 100 kHz mode | — | 300 | ns | CB is specified to be from |
| | | Fall Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | 10 to 400 pF |
| 90 | Tsu:sta | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | _ | Only relevant for Repeated |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | | _ | Start condition |
| 91 | THD:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | | After this period, the first |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | | _ | clock pulse is generated |
| 106 | THD:DAT | Data Input | 100 kHz mode | 0 | | ns | |
| | | Hold Time | 400 kHz mode | 0 | 0.9 | μS | |
| 107 | TSU:DAT | Data Input | 100 kHz mode | 250 | | ns | (Note 1) |
| | | Setup Time | 400 kHz mode | 100 | | ns | |
| 92 | Tsu:sto | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | — | _ | |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | | _ | |
| 109 | ΤΑΑ | Output Valid | 100 kHz mode | — | 3500 | ns | |
| | | from Clock | 400 kHz mode | — | 1000 | ns | |
| 110 | TBUF | Bus Free Time | 100 kHz mode | 4.7 | | μS | Time the bus must be free |
| | | | 400 kHz mode | 1.3 | _ | μS | before a new transmission can start |
| D102 | Св | Bus Capacitive L | oading | — | 400 | pF | |

Note 1: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but Parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, Parameter 102 + Parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | | | |
|--------------------------|------------------|------|------|------|--|
| Dimensio | Dimension Limits | | | MAX | |
| Contact Pitch | Contact Pitch E | | | | |
| Contact Pad Spacing | С | | 9.40 | | |
| Contact Pad Width (X28) | Х | | | 0.60 | |
| Contact Pad Length (X28) | Y | | | 2.00 | |
| Distance Between Pads | Gx | 0.67 | | | |
| Distance Between Pads G | | 7.40 | | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | MILLIMETERS | | |
|------------------------|------------------|-------------|----------|------|
| | Dimension Limits | MIN | NOM | MAX |
| Number of Pins | N | | 28 | |
| Pitch | e | | 0.65 BSC | |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | ness A3 0.20 REF | | | |
| Overall Width | E | 6.00 BSC | | |
| Exposed Pad Width | E2 | 3.65 | 3.70 | 4.20 |
| Overall Length | D | | 6.00 BSC | |
| Exposed Pad Length | D2 | 3.65 | 3.70 | 4.20 |
| Contact Width | b | 0.23 | 0.30 | 0.35 |
| Contact Length | L | 0.50 | 0.55 | 0.70 |
| Contact-to-Exposed Pad | К | 0.20 | - | — |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

NOTES: