



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
lumber of I/O	37
rogram Memory Size	8KB (2.75K x 24)
ogram Memory Type	FLASH
EPROM Size	512 x 8
AM Size	2K x 8
oltage - Supply (Vcc/Vdd)	2V ~ 5V
ata Converters	A/D 22x10b/12b; D/A 2x8b
scillator Type	Internal
perating Temperature	-40°C ~ 125°C (TA)
lounting Type	Surface Mount
ackage / Case	44-TQFP
upplier Device Package	44-TQFP (10x10)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv08km204-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

TABLE 1-4: DEVICE FEATURES FOR THE PIC24FV16KM104 FAMILY

TABLE 1-4: DEVICE FEATURES FOR	N THE PICZ4FVT	ONIVITUA FAIVII					
Features	PIC24FV16KM104	PIC24FV16KM102	PIC24FV08KM102	PIC24FV08KM101			
Operating Frequency		DC-3	2 MHz				
Program Memory (bytes)	16K	16K	8K	8K			
Program Memory (instructions)	5632	5632	2816	2816			
Data Memory (bytes)		10	)24				
Data EEPROM Memory (bytes)		5	12				
Interrupt Sources (soft vectors/NMI traps)		25 (	21/4)				
Voltage Range		2.0-	5.5V				
I/O Ports	PORTA<11:7,5:0> PORTB<15:0> PORTC<9:0>	PORTA< PORTB		PORTA<5:0> PORTB<15:12,9:7, 4,2:0>			
Total I/O Pins	37	23	3	17			
Timers	(One 16-bit timer, t		5 Ps with up to tv	vo 16/32 timers each)			
Capture/Compare/PWM modules MCCP SCCP			1 1				
Serial Communications MSSP UART			1 1				
Input Change Notification Interrupt	36	22	2	16			
12-Bit Analog-to-Digital Module (input channels)	22	19	)	16			
Analog Comparators			1				
8-Bit Digital-to-Analog Converters		-	_				
Operational Amplifiers		-	_				
Charge Time Measurement Unit (CTMU)		Y	es				
Real-Time Clock and Calendar (RTCC)		-					
Configurable Logic Cell (CLC)			1				
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)						
Instruction Set	76 Base Inst	ructions, Multiple	e Addressing N	Node Variations			
Packages	44-Pin QFN/TQFP, 48-Pin UQFN	28-F SPDIP/SSOP		20-Pin SOIC/SSOP/PDIP			

© 2013 Microchip Technology Inc.

**TABLE 1-5:** PIC24FV16KM204 FAMILY PINOUT DESCRIPTION (CONTINUED)

			F					FV	-				
		I	Pin Numb	er			ı	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
MCLR	1	1	26	18	19	1	1	26	18	19	I	ST	Master Clear (Device Reset) Input (active-low)
OA1INA	_	5	2	22	24	_	5	2	22	24	ı	ANA	Op Amp 1 Input A
OA1INB	_	6	3	23	25	_	6	3	23	25	ı	ANA	Op Amp 1 Input B
OA1INC	_	24	21	11	12	_	24	21	11	12	ı	ANA	Op Amp 1 Input C
OA1IND	_	25	22	14	15	_	25	22	14	15	ı	ANA	Op Amp 1 Input D
OA1OUT	_	7	4	24	26	_	7	4	24	26	0	ANA	Op Amp 1 Analog Output
OA2INA	_	5	2	22	24	_	5	2	22	24	I	ANA	Op Amp 2 Input A
OA2INB	_	6	3	23	25	_	6	3	23	25	I	ANA	Op Amp 2 Input B
OA2INC	_	24	21	11	12	_	24	21	11	12	I	ANA	Op Amp 2 Input C
OA2IND	_	25	22	14	15	_	25	22	14	15	I	ANA	Op Amp 2 Input D
OA2OUT	_	26	23	15	16	_	26	23	15	16	0	ANA	Op Amp 2 Analog Output
OC1A	14	20	17	7	7	11	16	13	43	47	0	_	MCCP1 Output Compare A
OC1B	12	17	14	44	48	12	17	14	44	48	0	_	MCCP1 Output Compare B
OC1C	15	21	18	8	9	15	21	18	8	9	0	_	MCCP1 Output Compare C
OC1D	16	24	21	11	12	16	24	21	11	12	0	_	MCCP1 Output Compare D
OC1E	_	14	11	41	45	_	14	11	41	45	0	_	MCCP1 Output Compare E
OC1F	_	15	12	42	46	_	15	12	42	46	0	_	MCCP1 Output Compare F
OC2A	4	22	19	9	10	4	22	19	9	10	0	_	MCCP2 Output Compare A
OC2B	_	23	20	10	11	_	23	20	10	11	0	_	MCCP2 Output Compare B
OC2C	_	_	_	2	2	_	_	_	2	2	0	_	MCCP2 Output Compare C
OC2D	_	_	_	3	3	_	_	_	3	3	0	_	MCCP2 Output Compare D
OC2E	_	_	_	4	4	_	_	_	4	4	0	_	MCCP2 Output Compare E
OC2F	_	_	_	5	5	_	_	_	5	5	0	_	MCCP2 Output Compare F
OC3A	_	21	18	12	13	_	21	18	12	13	0	_	MCCP3 Output Compare A
OC3B	_	24	21	13	14	_	24	21	13	14	0	_	MCCP3 Output Compare B
OC4	_	18	15	1	1	_	18	15	1	1	0	_	SCCP4 Output Compare
OC5	_	19	16	6	6	_	19	16	6	6	0	_	SCCP5 Output Compare
OCFA	17	25	22	14	15	17	25	22	14	15	I	ST	MCCP/SCCP Output Compare Fault Input A
OCFB	16	24	21	32	35	16	24	21	32	35	I	ST	MCCP/SCCP Output Compare Fault Input B

ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus input buffer

TABLE 4-8: MCCP1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CCP1CON1L	140h	CCPON	_	CCPSIDL	r	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP1CON1H	142h	OPSSRC	RTRGEN	-	-	OPS3	OPS2	OPS1	OPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP1CON2L	144h	PWMRSEN	ASDGM	-	SSDG		1	_	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP1CON2H	146h	OENSYNC		OCFEN	OCEEN	OCDEN	OCCEN	OCBEN	OCAEN	ICGSM1	ICGSM0	_	AUXOUT1	AUXOUT0	ICS2	ICS1	ICS0	0100
CCP1CON3L	148h	_		-	-		1	_	_	_		DT5	DT4	DT3	DT2	DT1	DT0	0000
CCP1CON3H	14Ah	OETRIG	OSCNT2	OSCNT1	OSCNT0		OUTM2	OUTM1	OUTM0	_	_	POLACE	POLBDF	PSSACE1	PSSACE0	PSSBDF1	PSSBDF0	0000
CCP1STATL	14Ch	_		-	-		1	_	_	CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE	0000
CCP1TMRL	150h							MCCI	P1 Time Ba	se Register	Low Word							0000
CCP1TMRH	152h							MCCF	P1 Time Bas	se Register	High Word							0000
CCP1PRL	154h							MCCP1	Γime Base F	Period Regis	ster Low Wor	rd						FFFF
CCP1PRH	156h							MCCP1 T	īme Base F	Period Regis	ster High Wo	rd						FFFF
CCP1RAL	158h							O	utput Comp	are 1 Data \	Nord A							0000
CCP1RBL	15Ch		Output Compare 1 Data Word B												0000			
CCP1BUFL	160h			•	•	•	•	Input	Capture 1 [	Data Buffer	Low Word			•	•		•	0000
CCP1BUFH	162h			•	•	•	•	Input	Capture 1 [	Data Buffer I	High Word			•	•		•	0000

 $\textbf{Legend:} \quad x = \text{unknown}, \ u = \text{unchanged}, \ --= \text{unimplemented}, \ q = \text{value depends on condition}, \ r = \text{reserved}.$ 

DS30003030B-	
page 59	

TABLE 4-	.25. /	7/D	REGIST	ER MAP
IADLL T	'ZJ. F	~ ~	IVEGIOI	

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	300h		A/D Data Buffer 0/Threshold for Channel 0/Threshold for Channel 0 & 12 in Window Compare													xxxx		
ADC1BUF1	302h		A/D Data Buffer 1/Threshold for Channel 1/Threshold for Channel 1 & 13 in Window Compare														xxxx	
ADC1BUF2	304h		A/D Data Buffer 2/Threshold for Channel 2/Threshold for Channel 2 & 14 in Window Compare														xxxx	
ADC1BUF3	306h					A/D D	ata Buffer 3	Threshold/	for Channel 3/	Threshold for	Channel 3 & 1	5 in Window	Compare					xxxx
ADC1BUF4	308h																xxxx	
ADC1BUF5	30Ah		'														xxxx	
ADC1BUF6	30Ch																xxxx	
ADC1BUF7	30Eh		A/D Data Buffer 7/Threshold for Channel 7/Threshold for Channel 7 & 19 in Window Compare													xxxx		
ADC1BUF8	310h															xxxx		
ADC1BUF9	312h					A/D D	ata Buffer 9	Threshold/	for Channel 9/	Threshold for	Channel 9 & 2	1 in Window	Compare					xxxx
ADC1BUF10	314h					A/D Dat	a Buffer 10/	Threshold t	for Channel 10	/Threshold for	Channel 10 &	22 in Windo	w Compare					xxxx
ADC1BUF11	316h					A/D Dat	a Buffer 11/	Threshold t	for Channel 11	/Threshold for	Channel 11 &	23 in Windov	v Compare					xxxx
ADC1BUF12	318h					A/D Dat	ta Buffer 12	Threshold	for Channel 12	2/Threshold fo	r Channel 0 &	12 in Windov	/ Compare					xxxx
ADC1BUF13	31Ah					A/D Dat	ta Buffer 13	Threshold	for Channel 13	3/Threshold fo	r Channel 1 &	13 in Windov	/ Compare					xxxx
ADC1BUF14	31Ch					A/D Da	ta Buffer 14	Threshold	for Channel 14	1/Threshold fo	r Channel 2 &	14 in Windov	/ Compare					xxxx
ADC1BUF15	31Eh					A/D Dat	ta Buffer 15	Threshold/	for Channel 15	5/Threshold fo	r Channel 3 &	15 in Windov	/ Compare					xxxx
ADC1BUF16	320h					A/D Dat	ta Buffer 16	Threshold	for Channel 16	6/Threshold fo	r Channel 4 &	16 in Windov	/ Compare					xxxx
ADC1BUF17	322h					A/D Da	ta Buffer 17	Threshold/	for Channel 17	7/Threshold fo	r Channel 5 &	17 in Windov	/ Compare					xxxx
ADC1BUF18	324h					A/D Dat	ta Buffer 18	Threshold	for Channel 18	3/Threshold fo	r Channel 6 &	18 in Windov	/ Compare					xxxx
ADC1BUF19	326h					A/D Dat	ta Buffer 19	Threshold	for Channel 19	9/Threshold fo	r Channel 7 &	19 in Windov	/ Compare					xxxx
ADC1BUF20	328h					A/D Dat	ta Buffer 20.	Threshold/	for Channel 20	)/Threshold fo	r Channel 8 &	20 in Windov	/ Compare					xxxx
ADC1BUF21	32Ah					A/D Da	ta Buffer 21	Threshold/	for Channel 2°	1/Threshold fo	r Channel 9 &	21 in Windov	/ Compare					xxxx
ADC1BUF22	32Ch					A/D Dat	a Buffer 22/	Threshold t	for Channel 22	/Threshold for	Channel 10 &	22 in Windo	w Compare					xxxx
ADC1BUF23	32Eh					A/D Dat	a Buffer 23/	Threshold t	for Channel 23	/Threshold for	Channel 11 &	23 in Window	w Compare					xxxx
AD1CON1	340h	ADON	_	ADSIDL	-	1	MODE12	FORM1	FORM0	SSRC3	SSRC2	SSRC1	SSRC0	_	ASAM	SAMP	DONE	0000
AD1CON2	342h	PVCFG1	PVCFG0	NVCFG0	_	BUFREGEN	CSCNA	_	_	BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	344h	ADRC	EXTSAM	_	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	348h	CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSH	34Eh	1	CSS30	CSS29	CSS28	CSS27	CSS26	_	_	CSS23	CSS22	CSS21	CSS20 <sup>(1)</sup>	CSS19 <sup>(1)</sup>	CSS18	CSS17	CSS16	0000
AD1CSSL	350h	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8 <sup>(1,2)</sup>	CSS7 <sup>(1,2)</sup>	CSS6 <sup>(1,2)</sup>	CSS5 <sup>(1)</sup>	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON5	354h	ASEN	LPEN	CTMREQ	BGREQ	r	1	ASINT1	ASINT0	_	1	_	_	WM1	WM0	CM1	CM0	0000
AD1CHITH	356h	_												0000				
AD1CHITL	358h	CHH15	CHH14	CHH13	CHH12	CHH11	CHH10	CHH9	CHH8 <sup>(1,2)</sup>	CHH7 <sup>(1,2)</sup>	CHH6 <sup>(1,2)</sup>	CHH5 <sup>(1)</sup>	CHH4	CHH3	CHH2	CHH1	CHH0	0000
AD1CTMENH	360h	_	_	_	_	1	_	_	_	CTMEN23	CTMEN22	CTMEN21	CTMEN20 <sup>(1)</sup>	CTMEN19 <sup>(1)</sup>	CTMEN18	CTMEN17	CTMEN16	0000
AD1CTMENL	362h	CTMEN15	CTMEN14	CTMEN13	CTMEN12	CTMEN11	CTMEN10	CTMEN9	CTMEN8((1,2)	CTMEN7 <sup>(1,2)</sup>	CTMEN6 <sup>(1,2)</sup>	CTMEN5 <sup>(1)</sup>	CTMEN4	CTMEN3	CTMEN2	CTMEN1	CTMEN0	0000

**Legend:** x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These bits are not implemented in 20-pin devices.

These bits are not implemented in 28-pin devices.

### 10.4 Voltage Regulator-Based Power-Saving Features

The PIC24FV16KM204 family series devices have a voltage regulator that has the ability to alter functionality to provide power savings. The on-chip regulator is made up of two basic modules: the Voltage Regulator (VREG) and the Retention Regulator (RETREG). With the combination of VREG and RETREG, the following power modes are available:

### 10.4.1 RUN MODE

In Run mode, the main VREG is providing a regulated voltage with enough current to supply a device running at full speed and the device is not in Sleep mode. The RETREG may or may not be running, but is unused.

### 10.4.2 SLEEP MODE

In Sleep mode, the device is in Sleep and the main VREG is providing a regulated voltage to the core. By default, in Sleep mode, the regulator enters a low-power standby state which consumes reduced quiescent current. The PMSLP bit (RCON<8>) controls the regulator state in Sleep mode. If the PMSLP bit is set, the program Flash memory will stay powered on during Sleep mode and the regulator will stay in its full-power mode.

### 10.4.3 RETENTION REGULATOR

The Retention Regulator, sometimes referred to as the low-voltage regulator, is designed to provide power to the core at a lower voltage than the standard voltage regulator, while consuming significantly lower quiescent current. Refer to **Section 27.0** "Electrical Characteristics" for the voltage output range of the RETREG. This regulator is only used in Sleep mode, and has limited output current to maintain the RAM and provide power for limited peripherals, such as the WDT, while the device is in Sleep. It is controlled by the RETCFG Configuration bit (FPOR<2>) and in firmware by the RETEN bit (RCON<12>). RETCFG must be programmed (= 0) and the RETEN bit must be set (= 1) for the Retention Regulator to be enabled.

### 10.4.4 RETENTION SLEEP MODE

In Retention Sleep mode, the device is in Sleep and all regulated voltage is provided solely by the RETREG, while the main VREG is disabled. Consequently, this mode provides the lowest Sleep power consumption, but has a trade-off of a longer wake-up time. The low-voltage Sleep wake-up time is longer than Sleep mode due to the extra time required to re-enable the VREG and raise the VDDCORE supply rail back to normal regulated levels.

Note: The PIC24F16KM204 family devices do not have any internal voltage regulation, and therefore, do not support Retention Sleep mode.

TABLE 10-1: VOLTAGE REGULATION CONFIGURATION SETTINGS FOR PIC24FXXXXX FAMILY DEVICES

RETCFG Bit (FPOR<2>)	RETEN Bit (RCON<12>	PMSLP Bit (RCON<8>)	Power Mode During Sleep	Description
0	0	1	Sleep	VREG mode (normal) is unchanged during Sleep.
				RETREG is unused.
0	0	0	Sleep	VREG goes to Low-Power Standby mode during Sleep.
			(Standby)	RETREG is unused.
0	1	0	Retention	VREG is off during Sleep.
			Sleep	RETREG is enabled and provides Sleep voltage regulation.
1	x	1	Sleep	VREG mode (normal) is unchanged during Sleep.
				RETREG is disabled at all times.
1	x	0	Sleep	VREG goes to Low-Power Standby mode during Sleep.
			(Standby)	RETREG is disabled at all times.

NOTES:

### REGISTER 14-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE <sup>(1)</sup>	D/Ā	Р	S	R/W	UA	BF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

bit 7 SMP: Sample bit

SPI Master mode:

1 = Input data is sampled at the end of data output time0 = Input data is sampled at the middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode.

bit 6 **CKE:** SPI Clock Select bit<sup>(1)</sup>

1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state

bit 5 D/A: Data/Address bit

Used in  $I^2C^{TM}$  mode only.

bit 4 **P:** Stop bit

Used in I<sup>2</sup>C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN bit is cleared.

bit 3 S: Start bit

Used in I<sup>2</sup>C mode only.

bit 2 R/W: Read/Write Information bit

Used in I<sup>2</sup>C mode only.

bit 1 UA: Update Address bit

Used in I<sup>2</sup>C mode only.

bit 0 BF: Buffer Full Status bit

1 = Receive is complete, SSPxBUF is full

0 = Receive is not complete, SSPxBUF is empty

Note 1: Polarity of clock state is set by the CKP bit (SSPxCON1<4>).

### REGISTER 15-2: UxSTA: UARTX STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)  1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect  0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)  1 = Receiver is Idle  0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)  1 = Parity error has been detected for the current character (character at the top of the receive FIFO)  0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)  1 = Framing error has been detected for the current character (character at the top of the receive FIFO)  0 = Framing error has not been detected
bit 1	<ul> <li>OERR: Receive Buffer Overrun Error Status bit (clear/read-only)</li> <li>1 = Receive buffer has overflowed</li> <li>0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the RSR to the empty state)</li> </ul>
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)  1 = Receive buffer has data; at least one more characters can be read  0 = Receive buffer is empty

### 16.3 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value, loaded into the lower half of RCFGCAL, is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- Once the error is known, it must be converted to the number of error clock pulses per minute.
- a) If the oscillator is faster than ideal (negative result from Step 2), the RCFGCAL register value must be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.
  - b) If the oscillator is slower than ideal (positive result from Step 2), the RCFGCAL register value must be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

### **EQUATION 16-1:**

(Ideal Frequency† – Measured Frequency) \* 60 = Clocks per Minute

† Ideal Frequency = 32,768 Hz

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse, except when SECONDS = 00, 15, 30 or 45. This is due to the auto-adjust of the RTCC at 15 second intervals.

Note:

It is up to the user to include, in the error value, the initial error of the crystal: drift due to temperature and drift due to crystal aging.

### 16.4 Alarm

- · Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>)
- One-time alarm and repeat alarm options are available

### 16.4.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 16-2, the interval selection of the alarm is configured through the AMASKx bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPTx bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled, and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPTx bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPTx bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

### 16.4.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a Trigger clock to other peripherals.

Note:

Changing any of the registers, other than the RCFGCAL and ALCFGRPT registers, and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0.

### REGISTER 17-3: CLCxSel: CLCx INPUT MUX SELECT REGISTER

U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
_	DS42	DS41	DS40	_	DS32	DS31	DS30
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
_	DS22	DS21	DS20	_	DS12	DS11	DS10
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-12 **DS4<2:0>:** Data Selection MUX 4 Signal Selection bits

111 = MCCP3 Compare Event Flag (CCP3IF)

110 = MCCP1 Compare Event Flag (CCP1IF)

101 = Digital logic low

100 = CTMU Trigger interrupt

For CLC1:

011 = SPI1 SDIx

010 = Comparator 3 output

001 = CLC2 output

000 = CLCINB I/O pin

For CLC2:

011 = SPI2 SDIx

010 = Comparator 3 output

001 = CLC1 output

000 = CLCINB I/O pin

bit 11 **Unimplemented:** Read as '0'

bit 10-8 DS3<2:0>: Data Selection MUX 3 Signal Selection bits

111 = MCCP3 Compare Event Flag (CCP3IF)

110 = MCCP2 Compare Event Flag (CCP2IF)

101 = Digital logic low

For CLC1:

100 **= UART1 RX** 

011 = SPI1 SDOx

010 = Comparator 2 output

001 = CLC1 output

000 = CLCINA I/O pin

For CLC2:

100 **= UART2 RX** 

011 = SPI2 SDOx

010 = Comparator 2 output

001 = CLC2 output

000 = CLCINA I/O pin

bit 7 **Unimplemented:** Read as '0'

### **TABLE 27-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS**

Operating Conditions:  $-40^{\circ}C$  < Ta <  $+85^{\circ}C$  (unless otherwise stated)  $-40^{\circ}C \le Ta \le +125^{\circ}C$  for Extended

	10 0 2 M2 1120 0 for Extended							
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments	
	VBG	Band Gap Reference Voltage	0.973	1.024	1.075	V	VDD > 4.5V for 4*VBG reference VDD > 2.3V for 2*VBG reference	
	TBG	Band Gap Reference Start-up Time	_	1	_	ms		
	VRGOUT	Regulator Output Voltage	3.1	3.3	3.6	V		
	CEFC	External Filter Capacitor Value	4.7	10	_	μF	Series resistance < 3 Ohm recommended; < 5 Ohm is required.	
	VLVR	Low-Voltage Regulator Output Voltage		2.6		V		

### TABLE 27-16: CTMU CURRENT SOURCE SPECIFICATIONS

IABLE	27-10	. CINO CORRENT	3001	CE 3F	ECIFI	CATIO	113	
DC CH	ARACT	ERISTICS	Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C for Industrial} \\ -40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C for Extended}$					v16KM204) or Industrial
Param No.	Sym   Characteristic			Typ <sup>(1)</sup>	Max	Units	Comments	Conditions
	Iout1	CTMU Current Source, Base Range	_	550	_	nA	CTMUCON1L<1:0> = 01	
	IOUT2	CTMU Current Source, 10x Range	_	5.5	_	μА	CTMUCON1L<1:0> = 10	2.5V < VDD < VDDMAX
	Іоит3	CTMU Current Source, 100x Range	_	55	_	μА	CTMUCON1L<1:0> = 11	2.5V \ VDD \ VDDIWAX
	Iout4	CTMU Current Source, 1000x Range	_	550	_	μА	CTMUCON1L<1:0> = 00 (Note 2)	
	VF	Temperature Diode Forward Voltage	_	.76	_	V		
	VΔ	Voltage Change per Degree Celsius	_	1.6	_	mV/°C		

**Note 1:** Nominal value at the center point of the current trim range (CTMUCON1L<7:2> = 000000). On PIC24F16KM parts, the current output is limited to the typical current value when IOUT4 is chosen.

<sup>2:</sup> Do not use this current range with a temperature sensing diode.

TABLE 27-17: OPERATIONAL AMPLIFIER SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extendition of the condition of the con			(PIC24FV16KM204) +85°C for Industrial	
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Comments
	GBWP	Gain Bandwidth	_	5	_	MHz	SPDSEL = 1
		Product	_	0.5	_	MHz	SPDSEL = 0
	SR	Slew Rate	_	1.2	_	V/µs	SPDSEL = 1
			_	0.3	_	V/µs	SPDSEL = 0
	AOL	DC Open-Loop Gain	_	90	_	dB	
	VIOFF	Input Offset Voltage	_	±2	±10	mV	
	VIBC	Input Bias Current	_	_	_	nΑ	(Note 1)
	VICM	Common-Mode Input Voltage Range	AVss	_	AVDD	٧	
	CMRR	Common-Mode Rejection Ratio	_	60		db	
	PSRR	Power Supply Rejection Ratio	_	60	_	dB	
	Vor	Output Voltage Range	AVss + 200	AVss + 5 to AVDD - 5	AVDD - 200	mV	0.5V input overdrive, no output loading


**Note 1:** The op amps use CMOS input circuitry with negligible input bias current. The maximum "effective bias current" is the I/O pin leakage specified by electrical Parameter DI50.

### 28.2 Package Details

The following sections give the technical details of the packages.

### 20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensi	ion Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	_	_	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	Е	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.980	1.030	1.060
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

### 28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			3
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	Α	_	_	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	_	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	С	0.09	_	0.25
Foot Angle	ф	0°	4°	8°
Lead Width	b	0.22	_	0.38


### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		44	
Lead Pitch	е		0.80 BSC	
Overall Height	Α	ı	_	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ф	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.80 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

Comparator Voltage Reference		Device Overview
Configuring		Core Featur
Configurable Logic Cell (CLC)	195	Other Spec
Configuration Bits	249	Pinout Desc
CPU		Dual Operational
ALU	30	2 da. 0 po. a
Control Registers		E
<u> </u>		Electrical Charac
Core Registers		
Programmer's Model	35	Absolute Ma
CTMU		Thermal Op
Measuring Capacitance	241	Thermal Pa
Measuring Time	242	Equations
Pulse Generation and Delay	243	A/D Conver
Customer Change Notification Service	332	UARTx Bau
Customer Notification Service		UARTx Bau
Customer Support		Errata
Customor Cupport	002	Examples
D		Baud Rate
Data EEPROM Memory	73	
		F
Erasing		Flash Program M
Operations	/ 5	-
Programming		Control Reg
Bulk Erase		Enhanced I
Reading Data EEPROM	78	Programmir
Single-Word Write	77	Programmir
Programming Control Registers		RTSP Oper
NVMADR(U)	75	Table Instru
NVMCON	73	•
NVMKEY		G
Data Memory		Getting Started C
Address Space	13	External Os
Width		ICSP Pins
		Master Clea
Near Data Space		Power Supp
Organization, Alignment		
SFR Space		Unused I/O
Software Stack	63	Voltage Reg
Data Space		Н
Memory Map	43	
DC Characteristics		High/Low-Voltage
BOR Trip Points	269	1
Comparator		•
CTMU Current Source		I/O Ports
Data EEPROM Memory		Analog Port
High/Low-Voltage Detect		Analog Sele
		Input Chang
I/O Pin Input Specifications		Open-Drain
I/O Pin Output Specifications		Parallel (PI
Idle Current (IIDLE)		In-Circuit Debugg
Internal Voltage Regulator		In-Circuit Serial F
Operating Current (IDD)	270	
Operational Amplifier	278	Inter-Integrated (
Power-Down Current (IPD)	272	Internet Address
Program Memory		Interrupts
Temperature and Voltage Specifications		Alternate In
Demo/Development Boards, Evaluation and		Control and
Starter Kits	264	Implemente
		Interrupt Ve
Development Support		Reset Sequ
Third-Party Tools	∠04	Setup Proce
Device Features		Trap Vector
PIC24F16KM104 Family		Vector Table
PIC24F16KM204 Family		VECTOI TADI
PIC24FV16KM104 Family		
PIC24FV16KM204 Family	17	

Device Overview	13
Core Features	13
Other Special Features	
Pinout Description	
Dual Operational Amplifier	233
E	
Electrical Characteristics	005
Absolute Maximum Ratings	
Thermal Operating Conditions	
Thermal Packaging	200
Equations A/D Conversion Clock Period	222
UARTx Baud Rate with BRGH = 0	
UARTx Baud Rate with BRGH = 1	
Errata	
Enata Examples	11
Baud Rate Error Calculation (BRGH = 0)	174
Badd Rate Error Calculation (BRGH = 0)	1/4
F	
Flash Program Memory	
Control Registers	68
Enhanced ICSP Operation	
Programming Algorithm	
Programming Operations	
RTSP Operation	
Table Instructions	
G	
Getting Started Guidelines	29
External Oscillator Pins	
ICSP Pins	
Master Clear (MCLR) Pin	30
Power Supply Pins	
Unused I/Os	
Voltage Regulator Pin (VCAP)	31
· · · · · ·	
H	
High/Low-Voltage Detect (HLVD)	207
I/O Ports	
Analog Port Pins Configuration	
Analog Selection Registers	
Input Change Notification	
Open-Drain Configuration	
Parallel (PIO)	
In-Circuit Debugger	259
In-Circuit Serial Programming (ICSP)	259
Inter-Integrated Circuit. See I <sup>2</sup> C.	222
Internet Address	332
Interrupts Alternate Interrupt Vector Table (AIVT)	0.5
Alternate Interrupt Vector Table (AIVT)	
Control and Status Registers	
Implemented Vectors	
Interrupt Vector Table (IVT)	
Reset Sequence	
Setup Procedures	
Trap Vectors	87


U

T	
Timer1	. 141
Timing Diagrams	
A/D Conversion	. 295
Brown-out Reset Characteristics	. 284
Capture/Compare/PWM (MCCPx, SCCPx)	. 285
CLKO and I/O Timing	
Example SPI Master Mode (CKE = 0)	. 286
Example SPI Master Mode (CKE = 1)	. 287
Example SPI Slave Mode (CKE = 0)	. 288
Example SPI Slave Mode (CKE = 1)	. 289
External Clock	. 280
I <sup>2</sup> C Bus Data	. 290
I <sup>2</sup> C Bus Start/Stop Bits	
MSSPx I <sup>2</sup> C Bus Data	
MSSPx I <sup>2</sup> C Bus Start/Stop Bits	. 292
Reset, Watchdog Timer. Oscillator Start-up Timer,	
Power-up Timer Characteristics	. 283
Timing Requirements	
Capture/Compare/PWM (MCCPx, SCCPx)	. 285
Comparator	
Comparator Voltage Reference Settling Time	
I <sup>2</sup> C Bus Data (Slave Mode)	
I <sup>2</sup> C Bus Data Requirements (Master Mode)	
I <sup>2</sup> C Bus Start/Stop Bits (Master Mode)	
I <sup>2</sup> C Bus Start/Stop Bits (Slave Mode)	
SPI Mode (Master Mode, CKE = 0)	
SPI Mode (Master Mode, CKE = 1)	
SPI Mode (Slave Mode, CKE = 0)	
SPI Slave Mode (CKE = 1)	. 289

UART	
Baud Rate Generator (BRG)	174
Break and Sync Transmit Sequence	175
IrDA Support Operation of UxCTS and UxRTS Control Pins	175
Operation of UxCTS and UxRTS Control Pins	175
Receiving in 8-Bit or 9-Bit Data Mode	
Transmitting in 8-Bit Data Mode	175
Transmitting in 9-Bit Data Mode	175
Universal Asynchronous Receiver	
Transmitter (UART)	173
V	
Voltage Regulator (VREG)	134
Voltage-Frequency Graph	
(PIC24F16KM204 Extended)	267
Voltage-Frequency Graph	
(PIC24F16KM204 Industrial)	266
Voltage-Frequency Graph	
(PIC24FV16KM204 Extended)	267
Voltage-Frequency Graph	
(PIC24FV16KM204 Industrial)	266
W	
Watchdog Timer (WDT)	257
Windowed Operation	
WWW Address	332
WWW. On-Line Support	11

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise)

ES = Engineering Sample

### **Examples:**

- PIC24FV16KM204-I/ML: Wide Voltage Range, General Purpose, 16-Kbyte Program Memory, 44-Pin, Industrial Temp., QFN Package
- PIC24F08KM102-I/SS: Standard Voltage Range, General Purpose with Reduced Feature Set, 8-Kbyte Program Memory, 28-Pin, Industrial Temp., SSOP Package

Pattern