

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI


Betans	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	8KB (2.75K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5V
Data Converters	A/D 22x10b/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv08km204t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)

		Pin Features
44-Pin TQFP/QFN ⁽¹⁾	Pin	PIC24FXXKMX04 PIC24FVXXKMX04
∞ ८ ७ 0 ° ∿ 0 4 0 0 4	1	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/ /CLC10/CTED4/CN21/RB9
RB3 RB4 RB5 RB5 RB5 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3 RB3	2	U1RX/ /CN18/RC6
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	3	U1TX/ /CN17/RC7
RB9 1 33 RB4		/CN20/RC8
RC6 2 32 RA8 RC7 3 31 RA3		IC4/OC2F/CTED7/CN19/RC9
RC7 3 31 RA3 RC8 4 30 RA2	6	IC1/ / /CTED3/CN9/RA7
RC9 5 PIC24FXXKMX04 29 Vss	7	/OC1A/CTED1/INT2/CN8/RA6 VCAP or VDDCORE
RA7 6 28 VDD RA6 7 27 RC2	8	PGED2/SDI1/OC1C/CTED11/CN16/RB10
RB10 8 26 RC1	9	PGEC2/SCK1/OC2A/CTED9/CN15/RB11
RB11 9 25 RC0 RB12 10 24 RB3		/AN12/HLVDIN/ /CTED2/ /AN12/HLVDIN/ /CTED2/INT2/ CN14/RB12 CN14/RB12
RB13 11 23 RB2		/ /AN11/SD01/OC1D/CTPLS/CN13/RB13
221011111111111111111111111111111111111	12	/ /CN35/RA10
RA10 RA11 RB15 AVDD AVDD RA10 RA10 RA10 RA10 RA10 RA10 RA10 RA10	13	/ /CTED8/CN36/RA11
	14	/CVREF/ / /AN10/ / /C1OUT/OCFA/CTED5/INT1/CN12/
RA10 RA11 RB14 RB14 AV815 AV815 AV815 MOCLR/RA5 RA01 RA10 RA10 RA10 RA10 RA10 RA11 RA10 RA11 RA10 RA11		RB14
	15	/ /AN9/ /REFO/SS1/TCKIA/CTED6/CN11/RB15
	16	AVss
	17	AVDD
	18	MCLR/Vpp/RA5
	19	CVREF+/VREF+/ /AN0/ /CN2/ CVREF+/VREF+/ /AN0/ / RA0 CTED1/CN2/RA0 CTED
	20	CVREF-/VREF-/AN1/CN3/RA1
	21	PGED1/AN2/CTCMP/ULPWU/C1IND/ / / /CN4/RB0
	22	PGEC1/ / /AN3/C1INC/ / /CTED12/CN5//RB1
	23	/ /AN4/C1INB/ / /TCKIB/CTED13/CN6/RB2
	24	/AN5/C1INA/ / /CN7/RB3
	25	AN6/CN32/RC0
	26	AN7/CN31/RC1
	27	AN8/CN10/RC2
	28	VDD
	29	
	30 31	OSCI/CLKI/AN13/CN30/RA2 OSCO/CLKO/AN14/CN29/RA3
	32	OSCO/CLRO/AN 14/CN29/RAS
	32	SOSCI/AN15/ / /CN1/RB4
	33	SOSCO/SCLKI/AN16/PWRLCLK/ /CN0/RA4
	34	/CN34/RA9
	36	/CN28/RC3
	37	/CN25/RC4
	38	/CN26/RC5
Legend: Values in indicate pin	39	Vss
function differences between	40	VDD
PIC24F(V)XXKM202 and	41	PGED3/AN17/ASDA1/OC1E/CLCINA/CN27/RB5
		PGEC3/AN18/ASCL1/OC1F/CLCINB/CN24/RB6
PIC24F(V)XXKM102 devices.	42	FGEG3/ANTO/AGGET/OCTF/GEGIND/GN24/RD0
Note 1: Exposed pad on underside of	42 43	AN19/INT0/CN23/RB7 AN19/ /OC1A/INT0/CN23/RB7
	12	



3.0 CPU

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not
	intended to be a comprehensive refer-
	ence source. For more information on the
	CPU, refer to the "PIC24F Family
	Reference Manual", "CPU" (DS39703).

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

The upper 32 Kbytes of the Data Space (DS) memory map can optionally be mapped into program space at any 16K word boundary of either program memory or data EEPROM memory, defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to Data Space mapping feature lets any instruction access program space as if it were Data Space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (i.e., A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to eight sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is illustrated in Figure 3-1.

3.1 Programmer's Model

Figure 3-2 displays the programmer's model for the PIC24F. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions.

Table 3-1 provides a description of each register. All registers associated with the programmer's model are memory mapped.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] devices and improve Data Space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all EA calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, the data memory and the registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register, which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed, but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow the users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the Data Space is addressable indirectly. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing (MDA) with a 16-bit address field. For PIC24FV16KM204 family devices, the entire implemented data memory lies in Near Data Space (NDS).

4.2.4 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by that module. Much of the SFR space contains unused addresses; these are read as '0'. The SFR space, where the SFRs are actually implemented, is provided in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is provided in Table 4-3 through Table 4-26.

				SFR Space A	ddress			
	xx00	xx20	xx40	xx60	xx80	xxA0	xxC0	xxE0
000h	000h Core ICN					Interrupts		_
100h	Timers	CLC			MCCP	/SCCP		
200h	MSSP	UART	Op Amp	DAC	—	—	۱/	0
300h		A/D/C	CMTU		—	—	—	—
400h	—	—	—	—	—	—	—	ANSEL
500h	—	—	—	—	—	—	—	—
600h	—	RTCC/Comp	—	Band Gap		-	_	
700h	_	—	System/ HLVD	NVM/PMD	—	—	_	—

TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block.

REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	_	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
—	—	—	_	—	_	—	ULPWUIF
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1 Unimplemented: Read as '0'

bit 0 ULPWUIF: Ultra Low-Power Wake-up Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER 8-11: IFS6: INTERRUPT FLAG STATUS REGISTER 6

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS
—	—	—	—	—	—	CLC2IF	CLC1IF
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 1 CLC2IF: Configurable Logic Cell 2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

bit 0 CLC1IF: Configurable Logic Cell 1 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	TUN5 ⁽¹⁾	TUN4 ⁽¹⁾	TUN3 ⁽¹⁾	TUN2 ⁽¹⁾	TUN1 ⁽¹⁾	TUN0 ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15-6	Unimplement	ted: Read as 'd)'					
bit 5-0	TUN<5:0>: FI	RC Oscillator T	uning bits ⁽¹⁾					
		ximum frequen	cy deviation					
	011110							
	•							
	•							
	000001							
	000000 = Ce	nter frequency,	oscillator is ru	nning at factory	calibrated free	quency		
	111111							
	•							
	•							
	100001							
		nimum frequen	cv deviation					

Note 1: Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

REGISTER 9-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROEN	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
			_	_		_	
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	1 = Reference	ence Oscillator e Oscillator is e e Oscillator is d	nabled on the				
bit 14	Unimplemen	ted: Read as 'o)'				
bit 13	ROSSLP: Re	ference Oscilla	tor Output Sto	p in Sleep bit			
		e Oscillator con e Oscillator is d					
bit 12		erence Oscillato					
	1 = Primary (0 = System c	Oscillator is use clock is used as	d as the base the base cloc	clock ⁽¹⁾ k; base clock re	flects any cloc	k switching of t	he device
bit 11-8	1111 = Base 1110 = Base 1101 = Base 1100 = Base	Reference Osi clock value divi clock value divi clock value divi clock value divi clock value divi clock value divi	ded by 32,768 ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048	3			
	1001 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base 0011 = Base 0010 = Base	clock value divi clock value divi	ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8 ded by 4				

REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

Note 1: The crystal oscillator must be enabled using the FOSC<2:0> bits; the crystal maintains the operation in Sleep mode.

10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Power-Saving Features with VBAT" (DS30622).
 This FRM describes some features which

are not implemented in this device. Sections related to the VBAT pin and Deep Sleep do not apply to the PIC24FV16KM204 family.

The PIC24FV16KM204 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- · Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0** "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The 'C' syntax of the $\ensuremath{\mathtt{PWRSAV}}$ instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC with LPRC as the clock source is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification on the I/O ports or peripherals that use an External Clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: 'C' POWER-SAVING ENTRY

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OENSYNC		OCFEN ⁽¹⁾	OCEEN ⁽¹⁾	OCDEN ⁽¹⁾	OCCEN ⁽¹⁾	OCBEN ⁽¹⁾	OCAEN
bit 15							bit
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ICGSM1	ICGSM0	_	AUXOUT1	AUXOUT0	ICS2	ICS1	ICS0
bit 7						1	bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	1 = Update b	Dutput Enable S by output enable by output enable	e bits occurs or	n the next Time	Base Reset or	rollover	
bit 14	Unimplemen	ted: Read as ')'				
bit 13-8	1 = OCx pin 0 = OCx pin		the CCPx moded by the CCP	dule and produc		compare or PWI e to the port log	
bit 7-6	ICGSM<1:0>	: Input Capture	Gating Source	Mode Control	bits		
	01 = One-Sh 00 = Level-Se	ot mode: Falling ot mode: Rising	edge from gat A high level fr	ting source ena om gating sour	bles future cap	pture events (IC oture events (IC future capture	DIS = 0)
bit 5	Unimplemen	ted: Read as ')'				
bit 4-3	AUXOUT<1:0	0>: Auxiliary Oເ	tput Signal on	Event Selectio	n bits		
	10 = Signal c	pture or output output is defined ise rollover eve d	l by module op)	
bit 2-0	111 = Unuse 110 = CLC2 101 = CLC1 100 = Unuse 011 = Compa 010 = Compa 001 = Compa	output output		3			

REGISTER 13-4: CCPxCON2H: CCPx CONTROL 2 HIGH REGISTERS

Note 1: OCFEN through OCBEN (bits<13:9>) are implemented in MCCPx modules only.


REGISTER 14-7: SSPxCON3: MSSPx CONTROL REGISTER 3 (I²C[™] MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—		—	—		—
bit 15							bit
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ACKTIM ⁽¹⁾	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit (
1							
Legend: R = Readable	, hit	M = Mritable k			opted bit read		
R = Readable -n = Value at		W = Writable t '1' = Bit is set	אנ	0 = Unimpien	nented bit, read	x = Bit is unk	nown
	FUR	I – DILIS SEL			areu	X - DILISUIK	nown
bit 15-8	Unimplemen	ted: Read as '0	3				
bit 7	-	knowledge Time					
	1 = Indicates	the I ² C bus is ir	an Acknowlee				the SCLx cloc
		knowledge seq		d on the 9 th risii	ng edge of the	SCLx clock	
bit 6		ondition Interrup					
		nterrupt on dete ction interrupts					
bit 5	•	ondition Interru					
		nterrupt on dete		t or Restart cor	dition		
		ction interrupts					
bit 4	BOEN: Buffer	r Overwrite Ena	ble bit				
	I ² C Master m						
	This bit is igno I ² C Slave mo						
		F is updated and	d an ACK is ge	enerated for a re	eceived addres	s/data byte, igr	noring the stat
	of the SS	SPOV bit only if	the BF bit = 0				•
L:1 0		F is only update		IV is clear			
bit 3		x Hold Time Se of 300 ns hold t		ofter the folling			
		of 100 ns hold t					
bit 2		ve Mode Bus Co		-	-		
	1 = Enables s	ave bus collision	on interrupts				
		s collision interru	•				
bit 1		ess Hold Enable	-	• •			
		g the 8th falling N1 register will				ddress byte;	CKP bit of the
		holding is disab					
bit 0	DHEN: Data	Hold Enable bit	(Slave mode of	only)			
		g the 8th falling	-		lata byte; slave	hardware clea	ars the CKP bi
		SPxCON1 regist ding is disabled	er and SCLx is	s held low			
Note 1: Th		fect in Slave mo					

2: The ACKTIM status bit is active only when the AHEN bit or DHEN bit is set.

REGISTER 16-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.



REGISTER 22-1: CMxCON: COMPARATOR x CONTROL REGISTERS (CONTINUED)

- bit 2 Unimplemented: Read as '0'
- bit 1-0 **CCH<1:0>:** Comparator x Channel Select bits
 - 11 = Inverting input of the comparator connects to BGBUF1⁽¹⁾
 - 10 = Inverting input of the comparator connects to the CxIND pin
 - 01 = Inverting input of the comparator connects to the CxINC pin
 - 00 = Inverting input of the comparator connects to the CxINB pin
- **Note 1:** BGBUF1 voltage is configured by BUFREF1<1:0> (BUFCON0<1:0>).
 - 2: If the EVPOL<1:0> bits are set to a value other than '00', the first interrupt generated will occur on any transition of COUT. Subsequent interrupts will occur based on the EVPOLx bits setting.

REGISTER 22-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
CMIDL	—	—	—	—	C3EVT ⁽¹⁾	C2EVT ⁽¹⁾	C1EVT
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
—	—	—	—	—	C3OUT ⁽¹⁾	C2OUT ⁽¹⁾	C1OUT
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CMIDL: Comparator x Stop in Idle Mode bit
	 1 = Comparator interrupts are disabled in Idle mode; enabled comparators remain operational 0 = Continues operation of all enabled comparators in Idle mode
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only) ⁽¹⁾
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only) ⁽¹⁾
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only) ⁽¹⁾
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only) ⁽¹⁾
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).
Note 1:	Comparator 2 and Comparator 3 are only available on PIC24F(V)16KM2XX devices.

REGISTER 25-2: FGS: GENERAL SEGMENT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1
_	—	—	—	—		GCP	GWRP
bit 7							bit 0

Legend:			
R = Readable bit	C = Clearable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2	Unimplemented: Read as '0'
bit 1	GCP: General Segment Code Flash Code Protection bit
	1 = No protection0 = Standard security is enabled
bit 0	GWRP: General Segment Code Flash Write Protection bit
	 1 = General Segment may be written 0 = General Segment is write-protected

REGISTER 25-3: FOSCSEL: OSCILLATOR SELECTION CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1
IESO	LPRCSEL	SOSCSRC		_	FNOSC2	FNOSC1	FNOSC0
bit 7							bit 0

Legend:							
R = Readable bit -n = Value at POR		P = Programmable bit	U = Unimplemented bit	, read as '0'			
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknowr			
bit 7	1 = Interr	ernal External Switchover bit al External Switchover mode is al External Switchover mode is		• •			
bit 6	LPRCSE	LPRCSEL: Internal LPRC Oscillator Power Select bit					
	ما الأسام	Device w/Literly Alexander and a state					

- 1 = High-Power/High-Accuracy mode0 = Low-Power/Low-Accuracy mode
- bit 5 **SOSCSRC:** Secondary Oscillator Clock Source Configuration bit
 - 1 = SOSC analog crystal function is available on the SOSCI/SOSCO pins
 - 0 = SOSC crystal is disabled; digital SCLKI function is selected on the SOSCO pin
- bit 4-3 Unimplemented: Read as '0'
- bit 2-0 FNOSC<2:0>: Oscillator Selection bits
 - 000 = Fast RC Oscillator (FRC)
 - 001 = Fast RC Oscillator with Divide-by-N with PLL module (FRCDIV+PLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 011 = Primary Oscillator with PLL module (HS+PLL, EC+PLL)
 - 100 = Secondary Oscillator (SOSC)
 - 101 = Low-Power RC Oscillator (LPRC)
 - 110 = 500 kHz Low-Power FRC Oscillator with Divide-by-N (LPFRCDIV)
 - 111 = 8 MHz FRC Oscillator with Divide-by-N (FRCDIV)

25.4 Program Verification and Code Protection

For all devices in the PIC24FXXXXX family, code protection for the Boot Segment is controlled by the Configuration bit, BSS0, and the General Segment by the Configuration bit, GCP. These bits inhibit external reads and writes to the program memory space This has no direct effect in normal execution mode.

Write protection is controlled by bit, BWRP, for the Boot Segment and bit, GWRP, for the General Segment in the Configuration Word. When these bits are programmed to '0', internal write and erase operations to program memory are blocked.

25.5 In-Circuit Serial Programming

PIC24FXXXXX family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

25.6 In-Circuit Debugger

When MPLAB[®] ICD 3, MPLAB REAL ICE[™] or PICkit[™] 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx and PGEDx pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGECx, PGEDx and the pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

DC CHARACTERISTICS		Standard Operating Conditions Operating temperature			:: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended								
Parameter No.	Device	Typical ⁽¹⁾	Max	Units	Conditions								
Module Differential Current (△IPD) ⁽³⁾													
DC71	PIC24FV16KMXXX	0.50	_	μA	2.0V								
		0.70	1.5	μA	5.0V	Watchdog Timer Current:							
	PIC24F16KMXXX	0.50	—	μA	1.8V								
		0.70	1.5	μA	3.3V								
DC72	PIC24FV16KMXXX	0.80	—	μA	2.0V	32 kHz Crystal with RTCC,							
		1.50	2.0	μA	5.0V	DSWDT or Timer1:							
	PIC24F16KMXXX	0.70	—	μA	1.8V								
		1.0	1.5	μA	3.3V	(SOSCSEL = 0)							
DC75	PIC24FV16KMXXX PIC24F16KMXXX	5.4	—	μA	2.0V								
		8.1	14.0	μA	5.0V								
		4.9	_	μA	1.8V								
		7.5	14.0	μA	3.3V								
DC76	PIC24FV16KMXXX	5.6	—	μA	2.0V								
		6.5	11.2	μA	5.0V	ΔBOR							
	PIC24F16KMXXX	5.6	—	μA	1.8V								
		6.0	11.2	μA	3.3V								
DC78	PIC24FV16KMXXX PIC24F16KMXXX	0.03	_	μA	2.0V								
		0.05	0.3	μA	5.0V	Low-Power BOR:							
		0.03	_	μA	1.8V	∆LPBOR							
		0.05	0.3	μA	3.3V								

TABLE 27-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices.


Note 1: Data in the Typical column is at 3.3V, +25°C (PIC24F16KMXXX) or 5.0V, +25°C (PIC24FV16KMXXX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low. PMSLP is set to '0' and WDT, etc., are all switched off.


3: The △ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.


20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW







VIEW A-A

Microchip Technology Drawing C04-094C Sheet 1 of 2

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	20			
Pitch	е	1.27 BSC			
Overall Height	Α	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	Е	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	12.80 BSC			
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.20	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-153A Sheet 1 of 2