

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

÷ХГ

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5V
Data Converters	A/D 19x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv16km102-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)

28-F	Pin SPDIP/SSOP/SOIC MCLR/RA5 1 28 AVDD RA0 2 27 AVss RA1 3 26 RB15 RB0 4 25 RB14 RB1 5 X24 RB13 RB2 6 Y2 RB12 RB3 7 9 22 RB11 Vss 8 12 21 RB10 RA2 9 Y20 RA6 or VDDCORE RA3 10 0 19 RA7 RB4 11 18 RB9 RA4 12 17 RB8 Voo 13 16 RB7 RB5 14 15 RB6
Din	Pin Features
гш	PIC24FXXKMX02 PIC24FVXXKMX02
1	MCLR/Vpp/RA5
2	CVREF+/VREF+/ /AN0/ /CN2/RA0
3	CVREF-/VREF-/AN1/CN3/RA1 CVREF-/VREF-/AN1/RA1
4	PGED1/AN2/CTCMP/ULPWU/C1IND/ / / /CN4/RB0
5	PGEC1/ / /AN3/C1INC/ / /CTED12/CN5/RB1
6	/ /AN4/C1INB/ / /U1RX/TCKIB/CTED13/CN6/RB2
7	/AN5/C1INA/ / /CN7/RB3
8	Vss
9	OSCI/CLKI/AN13/CN30/RA2
10	OSCO/CLKO/AN14/CN29/RA3
11	SOSCI/AN15/ / /CN1/RB4
12	SOSCO/SCLKI/AN16/PWRLCLK/ /CN0/RA4
13	VDD
14	PGED3/AN17/ASDA1/ / /OC1E/CLCINA/CN27/RB5
15	PGEC3/AN18/ASCL1/ / /OC1F/CLCINB/CN24/RB6
16	AN19/U1TX/INT0/CN23/RB7 AN19/U1TX/ / /INT0/CN23/RB7
17	AN20/SCL1/U1CTS/C3OUT/OC1B/CTED10/CN22/RB8
18	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/ /CLC10/CTED4/CN21/RB9
19	/IC1/ / /CTED3/CN9/RA7
20	/OC1A/CTED1/INT2/CN8/RA6 VCAP OR VDDCORE
21	PGED2/SDI1/ /OC1C/CTED11/CN16/RB10
22	PGEC2/SCK1/OC2A/CTED9/CN15/RB11
23	/AN12/HLVDIN/ / / /CTED2/CN14/RB12 /AN12/HLVDIN/ / / /CTED2/INT2/CN14/ RB12
24	/ /AN11/SDO1/OCFB/ /OC1D/CTPLS/CN13/RB13
25	/CVREF/ / /AN10/ / /C1OUT/OCFA/CTED5/INT1/CN12/RB14
26	/ /AN9/ /REFO/SS1/TCKIA/CTED6/CN11/RB15
27	Vss/AVss
28	VdD/AVdd

Legend: Values in indicate pin function differences between PIC24F(V)XXKM202 and PIC24F(V)XXKM102 devices.

TABLE 1-5: PIC24FV16KM204 FAMILY PINOUT DESCRIPTION

			F					FV							
			Pin Numb	er				Pin Numb	er						
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description		
AN0	2	2	27	19	21	2	2	27	19	21	Ι	ANA	A/D Analog Inputs		
AN1	3	3	28	20	22	3	3	28	20	22	Ι	ANA	A/D Analog Inputs		
AN2	4	4	1	21	23	4	4	1	21	23	I	ANA	A/D Analog Inputs		
AN3	5	5	2	22	24	5	5	2	22	24	I	ANA	A/D Analog Inputs		
AN4	6	6	3	23	25	6	6	3	23	25	I	ANA	A/D Analog Inputs		
AN5	_	7	4	24	26	—	7	4	24	26	I	ANA	A/D Analog Inputs		
AN6	_	_	_	25	27	_	_	_	25	27	I	ANA	A/D Analog Inputs		
AN7	_	—	_	26	28	—		_	26	28	I	ANA	A/D Analog Inputs		
AN8	—	_	—	27	29	-	_	—	27	29	I	ANA	A/D Analog Inputs		
AN9	18	26	23	15	16	18	26	23	15	16	I	ANA	A/D Analog Inputs		
AN10	17	25	22	14	15	17	25	22	14	15	I	ANA	A/D Analog Inputs		
AN11	16	24	21	11	12	16	24	21	11	12	I	ANA	A/D Analog Inputs		
AN12	15	23	20	10	11	15	23	20	10	11	I	ANA	A/D Analog Inputs		
AN13	7	9	6	30	33	7	9	6	30	33	I	ANA	A/D Analog Inputs		
AN14	8	10	7	31	34	8	10	7	31	34	I	ANA	A/D Analog Inputs		
AN15	9	11	8	33	36	9	11	8	33	36	I	ANA	A/D Analog Inputs		
AN16	10	12	9	34	37	10	12	9	34	37	I	ANA	A/D Analog Inputs		
AN17	_	14	11	41	45	—	14	11	41	45	I	ANA	A/D Analog Inputs		
AN18	_	15	12	42	46	—	15	12	42	46	I	ANA	A/D Analog Inputs		
AN19	11	16	13	43	47	11	16	13	43	47	I	ANA	A/D Analog Inputs		
AN20	12	17	14	44	48	12	17	14	44	48	Ι	ANA	A/D Analog Inputs		
AN21	13	18	15	1	1	13	18	15	1	1	I	ANA	A/D Analog Inputs		
ASCL1	_	15	12	42	46	_	15	12	42	46	I/O	I ² C™	Alternate I2C1 Clock Input/Output		
ASDA1	_	14	11	41	45	—	14	11	41	45	I/O	l ² C	Alternate I2C1 Data Input/Output		
AVDD	20	28	25	17	18	20	28	25	17	18	Р	_	A/D Supply Pins		
AVss	19	27	24	16	17	19	27	24	16	17	Р	—	A/D Supply Pins		
C1INA	8	7	4	24	26	8	7	4	24	26	Ι	ANA	Comparator 1 Input A (+)		
C1INB	7	6	3	23	25	7	6	3	23	25	Ι	ANA	Comparator 1 Input B (-)		
C1INC	5	5	2	22	24	5	5	2	22	24	1	ANA	Comparator 1 Input C (+)		
C1IND	4	4	1	21	23	4	4	1	21	23	1	ANA	Comparator 1 Input D (-)		

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, $I^2C^{TM} = I^2C/SMBus$ input buffer

DS30003030B-page 20

TABLE 4-26: CTMU REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON1L	35Ah	CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	0000
CTMUCON1H	35Ch	EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	_	_	0000
CTMUCON2L	35Eh	_	_	—	_	_	_	_	_	_	_	_	IRSTEN	_	DISCHS2	DISCHS1	DISCHS0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-27: ANSEL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ANSA	4E0h	_	—	—	—	_	_	—	—	—	—	—	ANSA4 ⁽²⁾	ANSA3	ANSA2	ANSA1	ANSA0	001F ⁽¹⁾
ANSB	4E2h	ANSB15	ANSB14	ANSB13	ANSB12	_	_	ANSB9	ANSB8	ANSB7	ANSB6(2)	ANSB5 ⁽²⁾	ANSB4	ANSB3 ⁽²⁾	ANSB2	ANSB1	ANSB0	_{F3FF} (1)
ANSC	4E4h	_	_	_	_	_	_	_	_	—	_	_	—	_	ANSC2 ^(2,3)	ANSC1 ^(2,3)	ANSC0 ^(2,3)	0007 (1)

Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition, r = reserved.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are not implemented in 20-pin devices.

3: These bits are not implemented in 28-pin devices.

TABLE 4-28: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	620h		Alarm Value High Register Window Based on APTR<1:0> xx													xxxx		
ALCFGRPT	622h	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000 (1)
RTCVAL	624h		RTCC Value High Register Window Based on RTCPTR<1:0> xxxx										xxxx					
RCFGCAL	626h	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000 (1)
RTCPWC	628h	PWCEN	PWCPOL	PWCCPRE	PWCSPRE	RTCCLK1	RTCCLK0	RTCOUT1	RTCOUT0	_	_	_	_	-	_		_	₀₀₀₀ (1)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

Note 1: Values are reset only on a VDD POR event.

EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE – ASSEMBLY LANGUAGE CODE

DISI	#5	;	Block all interrupts for next 5 instructions
MOV	#0x55, W0		
MOV	W0, NVMKEY	;	Write the 55 key
MOV	#0xAA, W1	;	
MOV	W1, NVMKEY	;	Write the AA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	2 NOPs required after setting WR
NOP		;	
BTSC	NVMCON, #15	;	Wait for the sequence to be completed
BRA	\$-2	;	

EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE – 'C' LANGUAGE CODE

// C example using MPLAB C30	
asm("DISI #5");	// Block all interrupts for next 5 instructions
builtin_write_NVM();	// Perform unlock sequence and set $\ensuremath{\mathtt{WR}}$

REGISTER 8-33: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
_	—	—	—	—	ULPWUIP2	ULPWUIP1	ULPWUIP0			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown										
bit 15-3	Unimplemen	ted: Read as ')'							
bit 2-0	ULPWUIP<2:	0>: Ultra Low-I	Power Wake-u	p Interrupt Prior	rity bits					

111 = Interrupt is Priority 7 (highest priority interrupt)

- •
- 001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 8-34: IPC24: INTERRUPT PRIORITY CONTROL REGISTER 24

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	CLC2IP2	CLC2IP1	CLC2IP0	—	CLC1IP2	CLC1IP1	CLC1IP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	CLC2IP<2:0>: CLC2 Interrupt Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled
hit 2	Unimplemented: Read as '0'
DIUS	Unimplemented. Read as 0
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits
bit 3-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) •
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • •
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • • • • • • • • • • •

9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on oscillator configuration, refer to the *"PIC24F Family Reference Manual"*, **"Oscillator with 500 kHz Low-Power FRC"** (DS39726).

The oscillator system for the PIC24FV16KM204 family of devices has the following features:

 A total of five external and internal oscillator options as clock sources, providing 11 different clock modes.

- On-chip 4x Phase Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources.
- Software-controllable switching between various clock sources.
- Software-controllable postscaler for selective clocking of CPU for system power savings.
- System frequency range declaration bits for External Clock (EC) mode. When using an EC source, the current consumption is reduced by setting the declaration bits to the expected frequency range.
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown.

A simplified diagram of the oscillator system is shown in Figure 9-1.



FIGURE 9-1: PIC24FXXXXX FAMILY CLOCK DIAGRAM

REGISTER 11-2: ANSB: PORTB ANALOG SELECTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	R/W-1	R/W-1
ANSB15	ANSB14	ANSB13	ANSB12	—	—	ANSB9	ANSB8
bit 15							bit 8

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSB7	ANSB6 ⁽¹⁾	ANSB5 ⁽¹⁾	ANSB4	ANSB3 ⁽¹⁾	ANSB2	ANSB1	ANSB0
bit 7							bit 0

Legend

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 **ANSB<15:12>:** Analog Select Control bits 1 = Digital input buffer is not active (use for analog input)

- 0 = Digital input buffer is active
- bit 11-10 Unimplemented: Read as '0'
- bit 9-0 ANSB<9:0>: Analog Select Control bits⁽¹⁾
 - 1 = Digital input buffer is not active (use for analog input)
 - 0 = Digital input buffer is active
- Note 1: The ANSB<6:5,3> bits are not available on 20-pin devices.

REGISTER 11-3: ANSC: PORTC ANALOG SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_					—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
—	—	—	—	—	ANSC2 ^(1,2)	ANSC1 ^(1,2)	ANSC0 ^(1,2)
bit 7							bit 0
Legend:							

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 ANSC<2:0>: Analog Select Control bits^(1,2)

- 1 = Digital input buffer is not active (use for analog input)
- 0 = Digital input buffer is active

Note 1: These bits are not implemented in 20-pin devices.

2: These bits are not implemented in 28-pin devices.

SYNC<4:0>	Synchronization Source
00000	None; Timer with Rollover on CCPxPR Match or FFFFh
00001	MCCP1 or SCCP1 Sync Output
00010	MCCP2 or SCCP2 Sync Output
00011	MCCP3 or SCCP3 Sync Output
00100	MCCP4 or SCCP4 Sync Output
00101	MCCP5 or SCCP5 Sync Output
00110 to 01010	Unused
01011	Timer1 Sync Output ⁽¹⁾
01100 to 10000	Unused
10001	CLC1 Output ⁽¹⁾
10010	CLC2 Output ⁽¹⁾
10011 to 11010	Unused
11011	A/D ⁽¹⁾
11110	Unused
11111	None; Timer with Auto-Rollover (FFFFh \rightarrow 0000h)

TABLE 13-6: SYNCHRONIZATION SOURCES

Note 1: These sources are only available when the source module is being used in a Synchronous mode.

REGISTER 13-6: CCPxCON3H: CCPx CONTROL 3 HIGH REGISTERS

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
OETRIG	OSCNT2	OSCNT1	OSCNT0	_	OUTM2 ⁽¹⁾	OUTM1 ⁽¹⁾	OUTM0 ⁽¹⁾
bit 15	I						bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	POLACE	POLBDF ⁽¹⁾	PSSACE1	PSSACE0	PSSBDF1 ⁽¹⁾	PSSBDF0 ⁽¹⁾
bit 7							bit 0
Legend:	b :4		.:.		antad bit maa	L a a '0'	
R = Readable		vv = vvritable t	DIC	0 = 0 minipien	nented bit, read	ias u	011/2
	PUR	I = DILIS SEL			areu		own
 bit 15 OETRIG: CCPx Dead-Time Select bit 1 = For Triggered mode (TRIGEN = 1): Module does not drive enabled output pins until triggered 0 = Normal output pin operation 							
bit 14-12	OSCNT<2:0>	: One-Shot Eve	ent Count bits				
	 111 = Extend one-shot event by 7 time base periods (8 time base periods total) 110 = Extend one-shot event by 6 time base periods (7 time base periods total) 101 = Extend one-shot event by 5 time base periods (6 time base periods total) 100 = Extend one-shot event by 4 time base periods (5 time base periods total) 011 = Extend one-shot event by 3 time base periods (4 time base periods total) 010 = Extend one-shot event by 2 time base periods (3 time base periods total) 010 = Extend one-shot event by 1 time base period (2 time base periods total) 001 = Do not extend one shot Trigger event 						
bit 11	Unimplement	ted: Read as '0	,				
bit 10-8	OUTM<2:0>:	PWMx Output	Mode Control I	bits ⁽¹⁾			
	111 = Reserved 101 = Brush DC Output mode, forward 100 = Brush DC Output mode, reverse 011 = Reserved 010 = Half-Bridge Output mode 001 = Push-Pull Output mode 000 = Steerable Single Output mode						
bit 7-6	Unimplement	ted: Read as '0	,				
bit 5	POLACE: CC 1 = Output pin 0 = Output pin	Px Output Pins n polarity is act n polarity is act	, OCxA, OCxC ive-low ive-high	C and OCxE, P	olarity Control I	bit	
bit 4	POLBDF: CC	Px Output Pins	, OCxB, OCxE	and OCxF, Po	plarity Control b	oit(1)	
	1 = Output pi 0 = Output pi	n polarity is act n polarity is act	ive-low ive-high				
bit 3-2	PSSACE<1:0	>: PWMx Outp	ut Pins, OCxA	, OCxC and O	CxE, Shutdown	State Control b	oits
	11 = Pins are 10 = Pins are 0x = Pins are	driven active w driven inactive tri-stated when	hen a shutdow when a shutdo a shutdown e	vn event occurs own event occu vent occurs	s Jrs		
bit 1-0	PSSBDF<1:0	>: PWMx Outp	ut Pins, OCxB,	, OCxD, and O	CxF, Shutdown	State Control I	oits ⁽¹⁾
	11 = Pins are 10 = Pins are 0x = Pins are	driven active w driven inactive in a high-imped	hen a shutdow when a shutdo dance state wh	vn event occurs own event occu nen a shutdowr	s urs n event occurs		

Note 1: These bits are implemented in MCCPx modules only.

SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C[™] MODE) REGISTER 14-4: U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SSPM0⁽²⁾ SSPOV SSPEN⁽¹⁾ CKP SSPM3⁽²⁾ SSPM2(2) SSPM1⁽²⁾ WCOL bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' bit 7 WCOL: Write Collision Detect bit In Master Transmit mode: 1 = A write to the SSPxBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software) 0 = No collisionIn Slave Transmit mode: 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision In Receive mode (Master or Slave modes): This is a "don't care" bit. bit 6 SSPOV: Master Synchronous Serial Port Receive Overflow Indicator bit In Receive mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software) 0 = No overflow In Transmit mode: This is a "don't care" bit in Transmit mode. SSPEN: Master Synchronous Serial Port Enable bit⁽¹⁾ bit 5 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins 0 = Disables the serial port and configures these pins as I/O port pins bit 4 CKP: SCLx Release Control bit In Slave mode: 1 = Releases clock 0 = Holds clock low (clock stretch), used to ensure data setup time In Master mode: Unused in this mode. SSPM<3:0>: Master Synchronous Serial Port Mode Select bits⁽²⁾ bit 3-0 1111 = I^2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled 1110 = I^2C Slave mode, 7-bit address with Start and Stop bit interrupts enabled $1011 = I^2C$ Firmware Controlled Master mode (Slave Idle) 1000 = I^2C Master mode, Clock = Fosc/(2 * ([SSPxADD] + 1))⁽³⁾ 0111 = I^2C Slave mode, 10-bit address $0110 = I^2C$ Slave mode, 7-bit address Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.

- 2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.
- 3: SSPxADD values of 0, 1 or 2 are not supported when the Baud Rate Generator is used with I²C mode.

16.2.4 RTCC CONTROL REGISTERS

REGISTER 16-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0 HSC	R-0 HSC	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾	_	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0
bit 15							bit 8
]
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0
bit 7	L		I				bit 0
Legend:		HSC = Hardw	are Settable/C	learable bit			
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	RTCEN: RTC	C Enable bit ⁽²⁾					
	1 = RTCC m	odule is enable odule is disable	a ed				
bit 14		ted: Read as ')'				
bit 13	RTCWREN: F	RTCC Value Re	aisters Write E	Enable bit			
	 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user 						
bit 12	 RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid. 0 = RTCVALH, RTCVALL or ALCEGRPT registers can be read without concern over a rollover ripple 						
bit 11	 HALFSEC: Half Second Status bit⁽³⁾ 1 = Second half period of a second 0 = First half period of a second 						
bit 10	RTCOE: RTC	C Output Enab	ole bit				
	1 = RTCC ou 0 = RTCC ou	tput is enabled tput is disabled	1				
bit 9-8	RTCPTR<1:0	>: RTCC Value	e Register Wind	dow Pointer bits	6		
	Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL registers. The RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.					/ALL registers.	
	RTCVAL<15:8>: 00 = MINUTES 01 = WEEKDAY 10 = MONTH 11 = Reserved						
	RTCVAL<7:05 00 = SECON 01 = HOURS 10 = DAY 11 = YEAR	<u>>:</u> DS					

Note 1: The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 10-2: RICPWC: RICC CONFIGURATION REGISTER 2	GISTER 16-2:	RTCPWC: RTCC CONFIGURATION REGISTER 2 ⁽¹⁾
--	--------------	--

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWCEN	PWCPOL	PWCCPRE	PWCSPRE	RTCCLK1 ⁽²⁾	RTCCLK0 ⁽²⁾	RTCOUT1	RTCOUT0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	—
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimpleme	nted bit, read as	'0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	nown
bit 15	PWCEN: Po	wer Control Er	able bit				
	1 = Power co	ontrol is enable	ed				
	0 = Power c	ontrol is disable	ed				
bit 14	PWCPOL: F	Power Control F	Polarity bit				
	1 = Power co	ontrol output is	active-high				
	0 = Power c	ontrol output is	active-low				
bit 13	PWCCPRE:	Power Control	Stability Pres	caler bits			
	1 = PWC sta	ability window c	lock is divide-l	by-2 of source R by-1 of source R	I CC Clock		
hit 12		Power Control	Sample Pres	caler hits	I OO CIOCK		
	1 = PWC sample window clock is divide by 2 of source PTCC clock						
	0 = PWC sa	0 = PWC sample window clock is divide-by-1 of source RTCC clock					
bit 11-10	RTCCLK<1:	:0>: RTCC Clo	ck Select bits ⁽²	2)			
	Determines	the source of th	ne internal RT	CC clock, which i	s used for all RT	CC timer opera	tions.
	00 = Externa	al Secondary C	scillator (SOS	C)			
	01 = Interna	I LPRC Oscilla	tor				
	10 = External 11 = External	al power line so al power line so	Purce = 50 Hz				
hit 9-8		• 0> • RTCC Out	nut Select bits				
	Determines	the source of the	ne RTCC pin c	output.			
	00 = RTCC :	alarm pulse					
	01 = RTCC :	seconds clock					
	10 = RTCC	clock					
hit 7.0		nted: Road an	' ∩'				
	Unimpieme	meu: Reau as	U				
Note 1:	The RTCPWC	register is only	affected by a	POR.			

2: When a new value is written to these register bits, the Seconds Value register should also be written to properly reset the clock prescalers in the RTCC.

REGISTER 17-5: CLCxGLSH: CLCx GATE LOGIC INPUT SELECT HIGH REGISTER (CONTINUED)

bit 3	G3D2T: Gate 3 Data Source 2 True Enable bit
	1 = The Data Source 2 inverted signal is enabled for Gate 3
	0 = The Data Source 2 inverted signal is disabled for Gate 3
bit 2	G3D2N: Gate 3 Data Source 2 Negated Enable bit
	1 = The Data Source 2 inverted signal is enabled for Gate 3
	0 = The Data Source 2 inverted signal is disabled for Gate 3
bit 1	G3D1T: Gate 3 Data Source 1 True Enable bit
	1 = The Data Source 1 inverted signal is enabled for Gate 3
	0 = The Data Source 1 inverted signal is disabled for Gate 3
bit 0	G3D1N: Gate 3 Data Source 1 Negated Enable bit
	1 = The Data Source 1 inverted signal is enabled for Gate 3
	0 = The Data Source 1 inverted signal is disabled for Gate 3

NOTES:

19.4 Buffer Data Formats

The A/D conversions are fully differential 12-bit values when MODE12 = 1 (AD1CON1<10>) and 10-bit values when MODE12 = 0. When absolute fractional or absolute integer formats are used, the results are 12 or 10 bits wide, respectively. When signed decimal formatting is used, the conversion also includes a Sign bit, making 12-bit conversions 13 bits wide and 10-bit conversions 11 bits wide. The signed decimal format yields 12-bit and 10-bit values, respectively. The Sign bit (bit 12 or bit 10) is sign-extended to fill the buffer. The FORM<1:0> bits (AD1CON1<9:8>) select the format. Figure 19-4 and Figure 19-5 show the data output formats that can be selected. Table 19-1 through Table 19-4 show the numerical equivalents for the various conversion result codes.

FIGURE 19-4: A/D OUTPUT DATA FORMATS (12-BIT)

RAM Contents:					d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Read to Bus:																
Integer	0	0	0	0	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
					r										r	1
Signed Integer	s0	s0	s0	s0	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Fractional (1.15)	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0
Signed Fractional (1.15)	s0	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0

TABLE 19-1:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:
12-BIT INTEGER FORMATS

VIN/VREF	12-Bit Differential Output Code (13-bit result)	16-Bit Integer Format/ 16-Bit Signed Integer Form Equivalent Decimal Value Equivalent Decimal Value						
+4095/4096	0 1111 1111 1111	0000 1111 1111 1111	+4095	0000 1111 1111 1111	+4095			
+4094/4096	0 1111 1111 1110	0000 1111 1111 1110	+4094	0000 1111 1111 1110	+4094			
•••								
+1/4096	0 1000 0000 0001	0000 0000 0000 0001	+1	0000 0000 0000 0001	+1			
0/4096	0 0000 0000 0000	0000 0000 0000 0000	0	0000 0000 0000 0000	0			
-1/4096	1 0111 1111 1111	0000 0000 0000 0000	0	1111 1111 1111 1111	-1			
•••								
-4095/4096	1 0000 0000 0001	0000 0000 0000 0000	0	1111 0000 0000 0001	-4095			
-4096/4096	1 0000 0000 0000	0000 0000 0000 0000	0	1111 0000 0000 0000	-4096			

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
MCLRE ⁽²) BORV1 ⁽³⁾	BORV0 ⁽³⁾	I2C1SEL ⁽¹⁾	PWRTEN	RETCFG ⁽¹⁾	BOREN1	BOREN0
bit 7							bit 0
Legend:							
R = Reada	able bit	P = Programr	nable bit	U = Unimplem	nented bit, read a	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 7	MCLRE: MCL 1 = MCLR pin 0 = RA5 input	R Pin Enable b is enabled; RA pin is enabled;	it (2) 5 input pin is di MCLR is disab	sabled led			
bit 6-5	BORV<1:0>: E 11 = Brown-ou 10 = Brown-ou 01 = Brown-ou 00 = Downside	Brown-out Rese ut Reset is set t ut Reset is set t ut Reset is set t e protection on	et Enable bits ⁽³⁾ o the lowest vo o the middle vo o the highest vo POR is enable) Itage Itage oltage d – Low-Power	BOR (LPBOR)	is selected	
bit 4	I2C1SEL: Alte 1 = Default loc 0 = Alternate lo	rnate I2C1 Pin ation for SCL1, ocation for SCL	Mapping bit ⁽¹⁾ /SDA1 pins .1/SDA1 pins				
bit 3	PWRTEN: Pov 1 = PWRT is e 0 = PWRT is d	wer-up Timer E enabled lisabled	nable bit				
bit 2	RETCFG: Ret 1 = Low-voltag 0 = Low-voltag	ention Regulato ge regulator is r ge regulator is a	or Configuration ot available available and co	n bit ⁽¹⁾ ontrolled by the	RETEN bit (RC	ON<12>) durin	g Sleep
bit 1-0	BOREN<1:0>	: Brown-out Re	set Enable bits	2	Υ.	,	0
	11 = Brown-ou 10 = Brown-ou 01 = Brown-ou 00 = Brown-ou	ut Reset is enal at Reset is enab ut Reset is cont ut Reset is disa	bled in hardwar led only while d rolled with the s bled in hardwar	e; SBOREN bit evice is active a SBOREN bit se re; SBOREN bi	: is disabled and disabled in S etting t is disabled	leep; SBOREN	l bit is disabled
Note 1:	This setting only devices.	applies to the	"FV" devices. T	his bit is reserv	ved and should b	be maintained a	as '1' on "F"
2: 3:	The MCLRE fus user from accide Refer to Sectior	e can only be c entally locking c n 27.0 "Electric	hanged when u out the device fi cal Characteris	using the VPP-b rom the low-vol stics" for BOR	based ICSP™ m tage test entry. voltages.	ode entry. This	prevents a

REGISTER 25-6: FPOR: RESET CONFIGURATION REGISTER

26.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

26.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

DC CHARA	CTERISTICS	Operating	temperatu	re	2.0V to 5.5V (PIC24F for M204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Parameter No.	Device	Typical ⁽¹⁾	Мах	Units	Conditions			
Module Diff	erential Current (AlF	סי ⁽³⁾						
DC71	PIC24FV16KMXXX	0.50	_	μA	2.0V			
		0.70	1.5	μA	5.0V	Watchdog Timer		
	PIC24F16KMXXX	0.50		μA	1.8V			
		0.70	1.5	μA	3.3V			
DC72	PIC24FV16KMXXX	0.80		μA	2.0V	32 kHz Crystal with RTCC.		
		1.50	2.0	μA	5.0V	DSWDT or Timer1:		
	PIC24F16KMXXX	0.70	_	μA	1.8V	∆SOSC		
		1.0	1.5	μA	3.3V	(SOSCSEL = 0)		
DC75	PIC24FV16KMXXX PIC24F16KMXXX	5.4		μA	2.0V			
		8.1	14.0	μA	5.0V			
		4.9	_	μA	1.8V			
		7.5	14.0	μA	3.3V			
DC76	PIC24FV16KMXXX	5.6		μA	2.0V			
		6.5	11.2	μA	5.0V			
	PIC24F16KMXXX	5.6		μA	1.8V	ABOR		
		6.0	11.2	μA	3.3V			
DC78	PIC24FV16KMXXX	0.03	_	μA	2.0V			
		0.05	0.3	μA	5.0V	Low-Power BOR:		
	PIC24F16KMXXX	0.03	_	μA	1.8V	∆LPBOR		
		0.05	0.3	μA	3.3V			

TABLE 27-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices.

Note 1: Data in the Typical column is at 3.3V, +25°C (PIC24F16KMXXX) or 5.0V, +25°C (PIC24FV16KMXXX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low. PMSLP is set to '0' and WDT, etc., are all switched off.

3: The △ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

AC CHARACTERISTICS			Standard C	PIC24F16KM204) PIC24FV16KM204) ⊦85°C for Industrial ⊦125°C for Extended				
Param No.	Sym	Characteristic	Min.	Тур	Max.	Units	Comments	
		Resolution	8	—	_	bits		
		DACREF<1:0> Input Voltage Range	AVss + 1.8	—	AVDD	V		
		Differential Linearity Error (DNL)	—	—	±0.5	LSb		
		Integral Linearity Error (INL)	—	—	±1.5	LSb		
		Offset Error	—	—	±0.5	LSb		
		Gain Error	—	—	±3.0	LSb		
		Monotonicity	—	—	—		(Note 1)	
		Output Voltage Range	AVss + 50	AVss + 5 to AVpp – 5	AVDD - 50	mV	0.5V input overdrive, no output loading	
		Slew Rate	—	5	_	V/µs		
		Settling Time	—	10	—	μs		

TABLE 27-39: 8-BIT DIGITAL-TO-ANALOG CONVERTER SPECIFICATIONS

Note 1: DAC output voltage never decreases with an increase in the data code.

CMSTAT (Comparator Status)
CMyCON (Comparator y Control) 227
CORCON (CPU Control)
CORCON (CPU Core Control) 90
CTMUCON1H (CTMU Control 1 Hign)246
CTMUCON1L (CTMU Control 1 Low)244
CTMUCON2L (CTMU Control 2 Low) 248
CVRCON (Comparator Voltage
Reference Control) 240
DACXCON (DACX Control)230
DEVID (Device ID)
DEV/DEV/ (Dovice Povision) 256
FBS (Boot Segment Configuration)249
FGS (General Segment Configuration) 250
FICD (In-Circuit Debugger Configuration)254
FOSC (Oscillator Configuration)251
EOSCSEL (Oscillator Selection Configuration) 250
FPOR (Reset Configuration)
FWDT (Watchdog Timer Configuration)252
HIVDCON (High/Low Voltage Detect Control) 208
TIEVDCON (Thyn/Low-Voltage Delect Control)
IEC0 (Interrupt Enable Control 0)
IEC1 (Interrupt Enable Control 1) 99
IEC2 (Interrupt Enable Control 2)
IEC3 (Interrupt Enable Control 3)
IEC4 (Interrupt Enable Control 4) 101
IEC5 (Interrupt Enable Control 5)
IEC6 (Interrupt Enable Control 6) 102
$I \subseteq CO (Interrupt \subseteq Cost = 0)$
IF SU (Interrupt Flag Status U)
IFS1 (Interrupt Flag Status 1)
IES2 (Interrupt Flag Status 2) 95
IF O2 (Interrupt Flag Otatus 2)
IFS3 (Interrupt Flag Status 3)
IFS4 (Interrupt Flag Status 4)
IES5 (Interrupt Elag Status 5) 07
IFS6 (Interrupt Flag Status 6)
INTCON1 (Interrupt Control 1)
INTCONI2 (Interrupt Control 2)
INTTREG (Interrupt Control and Status)
IPC0 (Interrupt Priority Control 0) 103
IDC4 (Interrupt Priority Control 4)
IPC1 (Interrupt Priority Control 1)104
IPC10 (Interrupt Priority Control 10)
IPC12 (Interrupt Priority Control 12) 112
IPC15 (Interrupt Priority Control 15)
IPC16 (Interrupt Priority Control 16)
IPC18 (Interrupt Priority Control 18) 115
IPC19 (Interrupt Priority Control 19)116
IPC2 (Interrupt Priority Control 2)
IDC20 (Interrupt Driority Control 20) 117
IPC24 (Interrupt Priority Control 24)
IPC24 (Interrupt Priority Control 24)
IPC24 (Interrupt Priority Control 24)
IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107
IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108
IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 5) 108
IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109
IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110
IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188
IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188 MTHDX (RTCC Month and Day Value) 197
IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 187
IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)188MTHDY (RTCC Month and Day Value)187NVMCON (Flash Memory Control)69
IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188 MTHDY (RTCC Month and Day Value) 187 NVMCON (Flash Memory Control) 69 NVMCON (Nonvolatile Memory Control) 74
IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188 MTHDY (RTCC Month and Day Value) 187 NVMCON (Flash Memory Control) 74 OSCCON (Opplater Control) 74
IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)188MTHDY (RTCC Month and Day Value)187NVMCON (Flash Memory Control)69NVMCON (Oscillator Control)123
IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)188MTHDY (RTCC Month and Day Value)187NVMCON (Flash Memory Control)69NVMCON (Nonvolatile Memory Control)74OSCCON (Oscillator Control)123OSCTUN (FRC Oscillator Tune)126

PADCFG1 (Pad Configuration Control)	171
RCFGCAL (RTCC Calibration	
and Configuration)	183
RCON (Reset Control)	80
REFOCON (Reference Oscillator Control)	129
RTCCSWT (RTCC Control/Sample	
Window Timer)	191
RTCPWC (RTCC Configuration 2)	185
SR (ALU STATUS)	38, 89
SSPxADD (MSSPx Slave Address/Baud	
Rate Generator)	170
SSPxCON1 (MSSPx Control 1, I ² C Mode)	166
SSPxCON1 (MSSPx Control 1, SPI Mode)	165
SSPxCON2 (MSSPx Control 2, I ² C Mode)	167
SSPxCON3 (MSSPx Control 3, I ² C Mode)	169
SSPxCON3 (MSSPx Control 3, SPI Mode)	168
SSPxMSK (I ² C Slave Address Mask)	170
SSPxSTAT (MSSPx Status, I ² C Mode)	163
SSPxSTAT (MSSPx Status, SPI Mode)	162
T1CON (Timer1 Control)	142
ULPWCON (ULPWU Control)	133
UxMODE (UARTx Mode)	176
UxRXREG (UARTx Receive)	180
UxSTA (UARTx Status and Control)	178
UxTXREG (UARTx Transmit)	180
WKDYHR (RTCC Weekday and Hours Value).	188
YEAR (RTCC Year Value)	187
Resets	
Brown-out Reset (BOR)	
Clock Source Selection	
Delav Times	
Device Times	
Low-Power BOR (LPBOR)	83
RCON Flag Operation	
SER States	83
Retention Regulator (RETREG)	134
Revision History	
RTCC	
Alarm Configuration	192
Alarm Mask Settings (figure)	193
ALRMVAL Register Mappings	
	189
Calibration	189 192
Calibration Module Registers	189 192 .182
Calibration Module Registers	189 192 182 .182
Calibration Module Registers Mapping Clock Source Selection	189 192 182 182 182
Calibration Module Registers Mapping Clock Source Selection	189 189 192 182 182 182 182
Calibration Module Registers Mapping Clock Source Selection Write Lock	189 182 182 182 182 182 182
Calibration Module Registers Mapping Clock Source Selection Write Lock Power Control BTCVAL Register Mappings	
Calibration Module Registers Mapping Clock Source Selection Write Lock Power Control RTCVAL Register Mappings	

S

Serial Peripheral Interface. See SPI Mode.	
SFR Space	
Software Stack	63
SPI Mode	
I/O Pin Configuration	159