

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5V
Data Converters	A/D 22x10b/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv16km204-i-ml

TABLE 4-13: MSSP1 (I²C™/SPI) REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP1BUF	200h	_		_		_	_	_	_			MSSP1 Re	eceive Buffer	/Transmit R	egister			00xx
SSP1CON1	202h	_	_	_	_	_	_	_	_	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP1CON2	204h	_	_	_	_	_	_	_	_	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP1CON3	206h	_	_	_	_	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP1STAT	208h	_	_	_	_	_	_	_	_	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000
SSP1ADD	20Ah	_	_	_	_	_	_	_	_	MSSP1 Address Register in I ² C Slave Mode MSSP1 Baud Rate Reload Register in I ² C Master Mode							0000	
SSP1MSK	20Ch	_	_	_	_	_	_	_	_	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	00FF

PIC24FV16KM204 FAMILY

Legend: x = unknown, u = unchanged, --= unimplemented, q = value depends on condition, r = reserved.

TABLE 4-14: MSSP2 (I²C™/SPI) REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP2BUF ⁽¹⁾	210h	_	_	-	_	-	_	_	_			MSSP2 Re	ceive Buffer	r/Transmit I	Register			00xx
SSP2CON1 ⁽¹⁾	212h	_	_	_	_	_	_	_	_	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP2CON2 ⁽¹⁾	214h	_	_	_	_	_	_	_	_	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP2CON3 ⁽¹⁾	216h	_	_	_	_	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP2STAT ⁽¹⁾	218h	_	_	_	_	_	_	_	_	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000
SSP2ADD ⁽¹⁾	21Ah	_	-	_	_	_	_	_	_	MSSP2 Address Register in I ² C Slave Mode MSSP2 Baud Rate Reload Register in I ² C Master Mode								0000
SSP2MSK ⁽¹⁾	21Ch	_	_	_	_	_	_	_	_	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	00FF

 $\textbf{Legend:} \quad \textbf{x} = \text{unknown}, \textbf{u} = \text{unchanged}, \\ \textbf{--} = \text{unimplemented}, \textbf{q} = \text{value depends on condition}, \\ \textbf{r} = \text{reserved}.$

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

TABLE 4-26: CTMU REGISTER MAP

	File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
(CTMUCON1L	35Ah	CTMUEN	1	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	0000
(CTMUCON1H	35Ch	EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	_	-	0000
(CTMUCON2L	35Eh	_	_	_	_	_	_	_	ı	_	_	_	IRSTEN	ı	DISCHS2	DISCHS1	DISCHS0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-27: ANSEL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ANSA	4E0h	_	_	_	_		-		_	_	_	_	ANSA4 ⁽²⁾	ANSA3	ANSA2	ANSA1	ANSA0	001F ⁽¹⁾
ANSB	4E2h	ANSB15	ANSB14	ANSB13	ANSB12	-	_	ANSB9	ANSB8	ANSB7	ANSB6 ⁽²⁾	ANSB5 ⁽²⁾	ANSB4	ANSB3 ⁽²⁾	ANSB2	ANSB1	ANSB0	F3FF(1)
ANSC	4E4h	_	_	_	_	-	_	-	_	_	_	1	_	ı	ANSC2 ^(2,3)	ANSC1 ^(2,3)	ANSC0 ^(2,3)	0007 ⁽¹⁾

Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition, r = reserved.

ote 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are not implemented in 20-pin devices.

3: These bits are not implemented in 28-pin devices.

TABLE 4-28: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	620h						Alarm Value I	High Register	Window Based	on APTR	<1:0>							xxxx
ALCFGRPT	622h	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000(1)
RTCVAL	624h					F	RTCC Value H	igh Register W	/indow Based o	n RTCPT	R<1:0>							xxxx
RCFGCAL	626h	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000(1)
RTCPWC	628h	PWCEN	PWCPOL	PWCCPRE	PWCSPRE	RTCCLK1	RTCCLK0	RTCOUT1	RTCOUT0	_	_	_	_	_	_	_	_	0000(1)

Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition, r = reserved.

Note 1: Values are reset only on a VDD POR event.

5.0 FLASH PROGRAM MEMORY

Note:

This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Flash programming, refer to the "PIC24F Family Reference Manual", "Program Memory" (DS39715).

The PIC24FV16KM204 family of devices contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable when operating with VDD over 1.8V.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming™ (ICSP™)
- Run-Time Self-Programming (RTSP)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FXXXXX device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear/Program Mode Entry Voltage (MCLR/VPP). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or custom firmware to be programmed.

Run-Time Self-Programming (RTSP) is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 32 instructions (96 bytes) at a time, and erase program memory in blocks of 32, 64 and 128 instructions (96,192 and 384 bytes) at a time.

The NVMOP<1:0> (NVMCON<1:0>) bits decide the erase block size.


5.1 Table Instructions and Flash Programming

Regardless of the method used, Flash memory programming is done with the Table Read and Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as depicted in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



REGISTER 7-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 4 WDTO: Watchdog Timer Time-out Flag bit

1 = WDT time-out has occurred

0 = WDT time-out has not occurred

bit 3 SLEEP: Wake-up from Sleep Flag bit

1 = Device has been in Sleep mode

0 = Device has not been in Sleep mode

IDLE: Wake-up from Idle Flag bit 1 = Device has been in Idle mode

0 = Device has not been in Idle mode

bit 1 BOR: Brown-out Reset Flag bit

bit 2

1 = A Brown-out Reset has occurred (the BOR is also set after a POR)

0 = A Brown-out Reset has not occurred

bit 0 **POR:** Power-on Reset Flag bit

1 = A Power-on Reset has occurred

0 = A Power-on Reset has not occurred

Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.

- 2: If the FWDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled regardless of the SWDTEN bit setting.
- 3: This is implemented on PIC24FV16KMXXX parts only; not used on PIC24F16KMXXX devices.

TABLE 7-1: RESET FLAG BIT OPERATION

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	_
POR (RCON<0>)	POR	_

Note: All Reset flag bits may be set or cleared by the user software.

REGISTER 8-20: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	CCT1IP2	CCT1IP1	CCT1IP0		CCP4IP2	CCP4IP1	CCP4IP0
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	CCP3IP2	CCP3IP1	CCP3IP0	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 CCT1IP<2:0>: Capture/Compare 1 Timer Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 11 **Unimplemented:** Read as '0'

bit 10-8 CCP4IP<2:0>: Capture/Compare 4 Event Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

•

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 7 **Unimplemented:** Read as '0'

bit 6-4 CCP3IP<2:0>: Capture/Compare 3 Event Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

•

٠.

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3-0 **Unimplemented:** Read as '0'

NOTES:

REGISTER 11-2: ANSB: PORTB ANALOG SELECTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	R/W-1	R/W-1
ANSB15	ANSB14	ANSB13	ANSB12	_	_	ANSB9	ANSB8
bit 15							bit 8

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSB7	ANSB6 ⁽¹⁾	ANSB5 ⁽¹⁾	ANSB4	ANSB3 ⁽¹⁾	ANSB2	ANSB1	ANSB0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-12 ANSB<15:12>: Analog Select Control bits

1 = Digital input buffer is not active (use for analog input)

0 = Digital input buffer is active

bit 11-10 Unimplemented: Read as '0'

bit 9-0 ANSB<9:0>: Analog Select Control bits⁽¹⁾

1 = Digital input buffer is not active (use for analog input)

0 = Digital input buffer is active

Note 1: The ANSB<6:5,3> bits are not available on 20-pin devices.

REGISTER 11-3: ANSC: PORTC ANALOG SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
_	_	_	_	_	ANSC2 ^(1,2)	ANSC1 ^(1,2)	ANSC0 ^(1,2)
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-3 **Unimplemented:** Read as '0'

bit 2-0 ANSC<2:0>: Analog Select Control bits^(1,2)

1 = Digital input buffer is not active (use for analog input)

0 = Digital input buffer is active

Note 1: These bits are not implemented in 20-pin devices.

2: These bits are not implemented in 28-pin devices.

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
TON	_	TSIDL	_	_	_	TECS1 ⁽¹⁾	TECS0 ⁽¹⁾
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 TON: Timer1 On bit

1 = Starts 16-bit Timer1
0 = Stops 16-bit Timer1

bit 14 **Unimplemented:** Read as '0'

bit 13 TSIDL: Timer1 Stop in Idle Mode bit

1 = Discontinues module operation when device enters Idle mode

0 = Continues module operation in Idle mode

bit 12-10 Unimplemented: Read as '0'

bit 9-8 **TECS<1:0>:** Timer1 Extended Clock Select bits⁽¹⁾

11 = Reserved; do not use

10 = Timer1 uses the LPRC as the clock source 01 = Timer1 uses the External Clock (EC) from T1CK

00 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source

bit 7 **Unimplemented:** Read as '0'

bit 6 TGATE: Timer1 Gated Time Accumulation Enable bit

When TCS = 1: This bit is ignored. When TCS = 0:

1 = Gated time accumulation is enabled0 = Gated time accumulation is disabled

bit 5-4 TCKPS<1:0>: Timer1 Input Clock Prescale Select bits

11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1

bit 3 Unimplemented: Read as '0'

bit 2 TSYNC: Timer1 External Clock Input Synchronization Select bit

When TCS = 1:

1 = Synchronizes External Clock input

0 = Does not synchronize External Clock input

When TCS = 0: This bit is ignored.

bit 1 TCS: Timer1 Clock Source Select bit

1 = Timer1 clock source is selected by TECS<1:0>

0 = Internal clock (Fosc/2)

bit 0 **Unimplemented:** Read as '0'

Note 1: The TECSx bits are valid only when TCS = 1.

REGISTER 13-3: CCPxCON2L: CCPx CONTROL 2 LOW REGISTERS

R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0
PWMRSEN	ASDGM	_	SSDG	_	_	_	_
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ASDG7 | ASDG6 | ASDG5 | ASDG4 | ASDG3 | ASDG2 | ASDG1 | ASDG0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **PWMRSEN:** CCPx PWM Restart Enable bit

1 = ASEVT bit clears automatically at the beginning of the next PWM period, after the shutdown input has ended

0 = ASEVT bit must be cleared in software to resume PWM activity on output pins

bit 14 ASDGM: CCPx Auto-Shutdown Gate Mode Enable bit

1 = Wait until the next Time Base Reset or rollover for shutdown to occur

0 = Shutdown event occurs immediately

bit 13 **Unimplemented:** Read as '0'

bit 12 SSDG: CCPx Software Shutdown/Gate Control bit

1 = Manually force auto-shutdown, timer clock gate or input capture signal gate event (setting of ASDGM bit still applies)

0 = Normal module operation

bit 11-8 **Unimplemented:** Read as '0'

bit 7-0 ASDG<7:0>: CCPx Auto-Shutdown/Gating Source Enable bits

1 = ASDGx Source n is enabled (see Table 13-7 for auto-shutdown/gating sources)

0 = ASDGx Source n is disabled

TABLE 13-7: AUTO-SHUTDOWN AND GATING SOURCES

ASDG<7:0> Bits	Auto-Shutdown/Gating Source
0	Comparator 1 Output
1	Comparator 2 Output
2	Comparator 3 Output
3	SCCP4 Output Compare
4	SCCP5 Output Compare
5	CLC1 Output
6	OCFA Fault Input
7	OCFB Fault Input

19.1 A/D Control Registers

The 12-bit A/D Converter module uses up to 43 registers for its operation. All registers are mapped in the data memory space.

19.1.1 CONTROL REGISTERS

Depending on the specific device, the module has up to eleven control and status registers:

- · AD1CON1: A/D Control Register 1
- AD1CON2: A/D Control Register 2
- AD1CON3: A/D Control Register 3
- AD1CON5: A/D Control Register 5
- · AD1CHS: A/D Sample Select Register
- AD1CHITH and AD1CHITL: A/D Scan Compare Hit Registers
- AD1CSSH and AD1CSSL: A/D Input Scan Select Registers
- AD1CTMENH and AD1CTMENL: CTMU Enable Registers

The AD1CON1, AD1CON2 and AD1CON3 registers (Register 19-1, Register 19-2 and Register 19-3) control the overall operation of the A/D module. This includes enabling the module, configuring the conversion clock and voltage reference sources, selecting the sampling and conversion Triggers, and manually controlling the sample/convert sequences. The AD1CON5 register (Register 19-4) specifically controls features of the Threshold Detect operation, including its function in power-saving modes.

The AD1CHS register (Register 19-5) selects the input channels to be connected to the S/H amplifier. It also allows the choice of input multiplexers and the selection of a reference source for differential sampling.

The AD1CHITH and AD1CHITL registers (Register 19-6 and Register 19-7) are semaphore registers used with Threshold Detect operations. The status of individual bits, or bit pairs in some cases, indicates if a match condition has occurred. AD1CHITL is always implemented, whereas AD1CHITH may not be implemented in devices with 16 or fewer channels.

The AD1CSSH/L registers (Register 19-8 and Register 19-9) select the channels to be included for sequential scanning.

The AD1CTMENH/L registers (Register 19-10 and Register 19-11) select the channel(s) to be used by the CTMU during conversions. Selecting a particular channel allows the A/D Converter to control the CTMU (particularly, its current source) and read its data through that channel. AD1CTMENL is always implemented, whereas AD1CTMENH may not be implemented in devices with 16 or fewer channels.

19.1.2 A/D RESULT BUFFERS

The module incorporates a multi-word, dual port buffer, called ADC1BUFx. Each of the locations is mapped into the data memory space and is separately addressable. The buffer locations are referred to as ADC1BUF0 through ADC1BUFx (x = up to 17).

The A/D result buffers are both readable and writable. When the module is active (AD1CON<15> = 1), the buffers are read-only and store the results of A/D conversions. When the module is inactive (AD1CON<15> = 0), the buffers are both readable and writable. In this state, writing to a buffer location programs a conversion threshold for Threshold Detect operations.

Buffer contents are not cleared when the module is deactivated with the ADON bit (AD1CON1<15>). Conversion results and any programmed threshold values are maintained when ADON is set or cleared.

REGISTER 19-1: AD1CON1: A/DA/D CONTROL REGISTER 1 (CONTINUED)

bit 3 **Unimplemented:** Read as '0' bit 2 **ASAM:** A/D Sample Auto-Start bit

1 = Sampling begins immediately after the last conversion; SAMP bit is auto-set

0 = Sampling begins when the SAMP bit is manually set

bit 1 SAMP: A/D Sample Enable bit

1 = A/D Sample-and-Hold amplifiers are sampling 0 = A/D Sample-and-Hold amplifiers are holding

bit 0 **DONE:** A/D Conversion Status bit

1 = A/D conversion cycle has completed

0 = A/D conversion cycle has not started or is in progress

Note 1: This version of the TMR1 Trigger allows A/D conversions to be triggered from TMR1 while the device is operating in Sleep mode. The SSRC<3:0> = 0101 option allows conversions to be triggered in Run or Idle modes only.

22.0 COMPARATOR MODULE

Note:

This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Comparator module, refer to the "PIC24F Family Reference Manual", "Scalable Comparator Module" (DS39734).

The comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of four external analog inputs, as well as a voltage reference input from either the Internal Band Gap Buffer 1 (BGBUF1) or the comparator voltage reference generator.

The comparator outputs may be directly connected to the CxOUT pins. When the respective COE bit equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module is shown in Figure 22-1. Diagrams of the possible individual comparator configurations are shown in Figure 22-2.

Each comparator has its own control register, CMxCON (Register 22-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 22-2).

FIGURE 22-1: COMPARATOR x MODULE BLOCK DIAGRAM





FIGURE 24-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT




24.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's Internal Capacitor (CAD) and a precision resistor for current calibration. Figure 24-2 displays the external connections used for

time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDx pins, but other configurations using internal edge sources are possible.

FIGURE 24-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



REGISTER 24-1: CTMUCON1L: CTMU CONTROL 1 LOW REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 CTMUEN: CTMU Enable bit

1 = Module is enabled

0 = Module is disabled

bit 14 Unimplemented: Read as '0'

bit 13 CTMUSIDL: CTMU Stop in Idle Mode bit

1 = Discontinues module operation when device enters Idle mode

0 = Continues module operation in Idle mode

bit 12 **TGEN:** Time Generation Enable bit

1 = Enables edge delay generation

0 = Disables edge delay generation

bit 11 EDGEN: Edge Enable bit

1 = Edges are not blocked

0 = Edges are blocked

bit 10 EDGSEQEN: Edge Sequence Enable bit

1 = Edge 1 event must occur before Edge 2 event can occur

0 = No edge sequence is needed

bit 9 IDISSEN: Analog Current Source Control bit

1 = Analog current source output is grounded

0 = Analog current source output is not grounded

bit 8 CTTRIG: CTMU Trigger Control bit

1 = Trigger output is enabled

0 = Trigger output is disabled

bit 7-2 ITRIM<5:0>: Current Source Trim bits

011111 = Maximum positive change from nominal current

011110

•

•

000001 = Minimum positive change from nominal current

000000 = Nominal current output specified by IRNG<1:0>

111111 = Minimum negative change from nominal current

•

_

100010

100001 = Maximum negative change from nominal current

TABLE 27-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACTE		Operating C		1.8V to 3.6V (PIC24F16KMXXX) 2.0V to 5.5V (PIC24FV16KMXXX) $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended		
Parameter No.	Device	Typical	Max	Units		Conditions
Idle Current (III	DLE)					
DC40	PIC24FV16KMXXX	120	200	μA	2.0V	
		160	430	μA	5.0V	0.5 MIPS,
	PIC24F16KMXXX	50	100	μA	1.8V	Fosc = 1 MHz ⁽¹⁾
		90	370	μA	3.3V	
DC42	PIC24FV16KMXXX	165	_	μA	2.0V	
		260	_	μΑ	5.0V	1 MIPS,
	PIC24F16KMXXX	95	_	μA	1.8V	Fosc = 2 MHz ⁽¹⁾
		180	_	μA	3.3V	
DC44	PIC24FV16KMXXX	3.1	6.5	mA	5.0V	16 MIPS,
	PIC24F16KMXXX	2.9	6.0	mA	3.3V	Fosc = 32 MHz ⁽¹⁾
DC46	PIC24FV16KMXXX	0.65	_	mA	2.0V	
		1.0	_	mA	5.0V	FRC (4 MIPS),
	PIC24F16KMXXX	0.55	_	mA	1.8V	Fosc = 8 MHz
		1.0	_	mA	3.3V	
DC50	PIC24FV16KMXXX	42	200	μΑ	2.0V	
		65	225	μA	5.0V	LPRC (15.5 KIPS),
	PIC24F16KMXXX	2.2	18	μΑ	1.8V	Fosc = 31 kHz
		4.0	40	μA	3.3V	

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices.

Note 1: The oscillator is in External Clock mode (FOSCSEL<2:0> = 010, FOSC<1:0> = 00).

FIGURE 27-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS




TABLE 27-37: A/D MODULE SPECIFICATIONS

	ARACTER	ISTICS	Operating temperature -40°C ≤				2 3.6V (PIC24F16KM204) 2 5.5V (PIC24FV16KM204) ≤ TA ≤ +85°C for Industrial ≤ TA ≤ +125°C for Extended		
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
			Device S	Supply					
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 1.8	_	Lesser of: VDD + 0.3 or 3.6	>	PIC24FXXKMXXX devices		
			Greater of: VDD – 0.3 or 2.0	_	Lesser of: VDD + 0.3 or 5.5	>	PIC24FVXXKMXXX devices		
AD02	AVss	Module Vss Supply	Vss – 0.3	_	Vss + 0.3	V			
			Reference	Input	s				
AD05	VREFH	Reference Voltage High	AVss + 1.7	_	AVDD	V			
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 1.7	٧			
AD07	VREF	Absolute Reference Voltage	AVss – 0.3	_	AVDD + 0.3	>			
AD08	IVREF	Reference Voltage Input Current	_	1.25	_	mA			
AD09	ZVREF	Reference Input Impedance	_	10k	_	Ω			
	•		Analog	Input					
AD10	VINH-VINL	Full-Scale Input Span	VREFL		VREFH	V	(Note 2)		
AD11	VIN	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V			
AD12	VINL	Absolute VINL Input Voltage	AVss - 0.3	_	AVDD/2	V			
AD17	Rin	Recommended Impedance of Analog Voltage Source	_	_	1k	Ω	12-bit		
			A/D Acc	uracy					
AD20b	NR	Resolution	_	12	_	bits			
AD21b	INL	Integral Nonlinearity	_	±1	±9	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD22b	DNL	Differential Nonlinearity	_	±1	±5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD23b	GERR	Gain Error	_	±1	±9	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD24b	EOFF	Offset Error	_	±1	±5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD25b		Monotonicity ⁽¹⁾	_	_	_	_	Guaranteed		


Note 1: The A/D conversion result never decreases with an increase in the input voltage.


^{2:} Measurements are taken with external VREF+ and VREF- used as the A/D voltage reference.


TABLE 27-39: 8-BIT DIGITAL-TO-ANALOG CONVERTER SPECIFICATIONS


AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) Operating temperature $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C} \text{ for Industrial} \\ -40^{\circ}\text{C} \leq \text{Ta} \leq +125^{\circ}\text{C for Extended}$				
Param No.	Sym	Characteristic	Min.	Тур	Max.	Units	Comments	
		Resolution	8	_	_	bits		
		DACREF<1:0> Input Voltage Range	AVss + 1.8	_	AVDD	V		
		Differential Linearity Error (DNL)	_	_	±0.5	LSb		
		Integral Linearity Error (INL)	_	_	±1.5	LSb		
		Offset Error	_	_	±0.5	LSb		
		Gain Error	_	_	±3.0	LSb		
		Monotonicity	_	_	_	_	(Note 1)	
		Output Voltage Range	AVss + 50	AVss + 5 to AVDD - 5	AVDD - 50	mV	0.5V input overdrive, no output loading	
		Slew Rate	_	5	_	V/µs		
		Settling Time	_	10		μs		

Note 1: DAC output voltage never decreases with an increase in the data code.









М		Clock Control	
Master Synchronous Serial Port (MSSP)	159	Comparator	
Microchip Internet Web Site		CPU Core	
MPLAB Assembler, Linker, Librarian		CTMU	
MPLAB ICD 3 In-Circuit Debugger		DAC1	
MPLAB PM3 Device Programmer		DAC2	
MPLAB REAL ICE In-Circuit Emulator System		ICN	
MPLAB X Integrated Development		Interrupt Controller	47
Environment Software	261	MCCP1	49
MPLAB X SIM Software Simulator		MCCP2	50
MPLIB Object Librarian		MCCP3	
MPLINK Object Linker		MSSP1 (I ² C/SPI)	
Will Ell VI Object Ellinor	202	MSSP2 (I ² C/SPI)	54
N		NVM	62
Near Data Space	44	Op Amp 1	56
		Op Amp 2	56
0		Pad Configuration	58
On-Chip Voltage Regulator	257	PMD	62
Oscillator Configuration		PORTA	57
Clock Switching	127	PORTB	57
Sequence		PORTC	57
Configuration Bit Values for Clock Selection		Real-Time Clock and Calendar	60
Control Registers		SCCP4	52
CPU Clocking Scheme		SCCP5	53
Initial Configuration on POR		Timer1	48
Reference Clock Output		UART1	55
Reference clock output	120	UART2	55
P		Ultra Low-Power Wake-up	62
Packaging		Registers	
Details	300	AD1CHITH (A/D Scan Compare Hit,	
Marking		High Word)	. 219
PICkit 3 In-Circuit Debugger/Programmer		AD1CHITL (A/D Scan Compare Hit,	
Power-Saving		Low Word)	. 220
Power-Saving Features		AD1CHS (A/D Sample Select)	
Clock Frequency, Clock Switching		AD1CON1 (A/D Control 1)	
Coincident Interrupts		AD1CON2 (A/D Control 2)	
Instruction-Based Modes		AD1CON3 (A/D Control 3)	
Idle		AD1CON5 (A/D Control 5)	
Sleep		AD1CSSH (A/D Input Scan Select, High Word)	
Retention Regulator (RETREG)		AD1CSSL (A/D Input Scan Select, Low Word)	
Selective Peripheral Control		AD1CTMENH (CTMU Enable, High Word)	
Ultra Low-Power Wake-up (ULPWU)		AD1CTMENT (CTMU Enable, Low Word)	
• • • •		ALCFGRPT (Alarm Configuration)	
Voltage Regulator-Based		ALMINSEC (Alarm Minutes and	. 100
Retention Sleep ModeRun Mode		Seconds Value)	100
		ALMTHDY (Alarm Month and Day Value)	
Sleep Mode Product Identification System		ALWDHR (Alarm Weekday and Hours Value)	
	334	AMPxCON (Op Amp x Control)	
Program and Data Memory	0.5	ANSA (PORTA Analog Selection)	
Access Using Table Instructions		,	
Program Space Visibility	66	ANSB (PORTB Analog Selection)	
Program and Data Memory Spaces		ANSC (PORTC Analog Selection)	. 139
Interfacing, Addressing	63	BUFCON0 (Internal Voltage Reference	000
Program Memory		Control 0)	
Address Space		CCPxCON1H (CCPx Control 1 High)	
Configuration Word Addresses	42	CCPxCON1L (CCPx Control 1 Low)	
Program Space		CCPxCON2H (CCPx Control 2 High)	
Memory Map		CCPxCON2L (CCPx Control 2 Low)	
Program Verification	259	CCPxCON3H (CCPx Control 3 High)	
R		CCPxCON3L (CCPx Control 3 Low)	
		CCPxSTATL (CCPx Status)	
Real-Time Clock and Calendar (RTCC)	181	CLCxCONH (CLCx Control High)	
Register Maps		CLCxCONL (CLCx Control Low)	
A/D		CLCxGLSH (CLCx Gate Logic Input Select High)	
ANSEL		CLCxGLSL (CLCx Gate Logic Input Select Low)	
Band Gap Buffer Control		CLCxSEL (CLCx Input MUX Select)	
CLC1-2	48	CLKDIV (Clock Divider)	. 125