

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5V
Data Converters	A/D 22x10b/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-UQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv16km204-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Register(s) Name	Description
W0 through W15	Working Register Array
PC	23-Bit Program Counter
SR	ALU STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
PSVPAG	Program Space Visibility Page Address Register
RCOUNT	Repeat Loop Counter Register
CORCON	CPU Control Register

4.0 MEMORY ORGANIZATION

As with Harvard architecture devices, the PIC24F microcontrollers feature separate program and data memory space and busing. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.

4.1 **Program Address Space**

The program address memory space of the PIC24F devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from a table operation or Data Space remapping, as described in **Section 4.3 "Interfacing Program and Data Memory Spaces"**.

The user access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FV16KM204 family of devices are displayed in Figure 4-1.



FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FXXXXX FAMILY DEVICES

7.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer (OST) has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

7.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC Oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

7.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSCx bits in the Flash Configuration Word (FOSCSEL<2:0>); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

7.4 Brown-out Reset (BOR)

The PIC24FXXXXX family devices implement a BOR circuit, which provides the user several configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> Configuration bits (FPOR<6:5,1:0>). There are a total of four BOR configurations, which are provided in Table 7-3.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below the set threshold point will reset the device. The chip will remain in BOR until VDD rises above the threshold.

If the Power-up Timer is enabled, it will be invoked after VDD rises above the threshold. Then, it will keep the chip in Reset for an additional time delay, TPWRT, if VDD drops below the threshold while the Power-up Timer is running. The chip goes back into a BOR and the Power-up Timer will be initialized. Once VDD rises above the threshold, the Power-up Timer will execute the additional time delay.

BOR and the Power-up Timer (PWRT) are independently configured. Enabling the Brown-out Reset does not automatically enable the PWRT.

7.4.1 LOW-POWER BOR (LPBOR)

The Low-Power BOR is an alternate setting for the BOR, designed to consume minimal power. In LPBOR mode, BORV<1:0> (FPOR<6:5>) = 00. The BOR trip point is approximately 2.0V. Due to the low current consumption, the accuracy of the LPBOR mode can vary.

Unlike the other BOR modes, LPBOR mode will not cause a device Reset when VDD drops below the trip point. Instead, it re-arms the POR circuit to ensure that the device will reset properly in the event that VDD continues to drop below the minimum operating voltage.

The device will continue to execute code when VDD is below the level of the LPBOR trip point. A device that requires falling edge BOR protection to prevent code from improperly executing should use one of the other BOR voltage settings.

REGISTER	REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0						
R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0	R/W-0, HS
NVMIF	_	AD1IF	U1TXIF	U1RXIF			CCT2IF
bit 15							bit 8
R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS
CCT1IF	CCP4IF	CCP3IF	—	T1IF	CCP2IF	CCP1IF	INT0IF
bit 7	•						bit 0
Legend:		HS = Hardwar	e Settable bit				
R = Readable	e bit	W = Writable b	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 15	NVMIF: NVM	/I Interrupt Flag §	Status bit				
	1 = Interrupt	request has occ	urred				
	0 = Interrupt	request has not	occurred				
bit 14	Unimplemer	nted: Read as '0	3				
bit 13	AD1IF: A/D (Conversion Com	plete Interrupt	t Flag Status bit	t		
	1 = Interrupt	request has occ	urred				
hit 10		PT1 Transmitter	Interrupt Elec	Statua bit			
DIL 12	1 = Interrupt		urred	Status bit			
	0 = Interrupt	request has not	occurred				
bit 11	U1RXIF: UA	RT1 Receiver In	terrupt Flag St	tatus bit			
	1 = Interrupt	request has occ	urred				
	0 = Interrupt	request has not	occurred				
bit 10-9	Unimplemer	nted: Read as '0	3				
bit 8	CCT2IF: Cap	oture/Compare 2	Timer Interru	pt Flag Status b	bit		
	1 = Interrupt	request has occ	urred				
hit 7		request has not	Timor Interru	nt Elaa Status k	sit		
	1 = Interrupt	request has occ		pi Flay Status i	JIL		
	0 = Interrupt	request has not	occurred				
bit 6	CCP4IF: Cap	pture/Compare 4	Event Interru	pt Flag Status I	oit		
	1 = Interrupt	request has occ	urred				
	0 = Interrupt	request has not	occurred				
bit 5	CCP3IF: Cap	pture/Compare 3	Event Interru	pt Flag Status b	oit		
	1 = Interrupt	request has occ	urred .				
L:1 4	0 = Interrupt	request has not	occurred				
DIT 4		nted: Read as 10	tatua hit				
DIL 3	1 - Interrupt	request has ees	urrod				
	1 = Interrupt 0 = Interrupt	request has not	occurred				
bit 2	CCP2IF: Car	pture/Compare 2	Event Interru	pt Flag Status b	oit		
	1 = Interrupt	request has occ	urred				
	0 = Interrupt	request has not	occurred				
bit 1	CCP1IF: Cap	pture/Compare 1	Event Interru	pt Flag Status b	oit		
	1 = Interrupt	request has occ	urred				
1.11.0	0 = Interrupt	request has not					
DIT U	IN I UIF: Exte	rnal Interrupt 0 F	-lag Status bit				
	\perp = interrupt 0 = Interrupt	request has occ request has not	urrea occurred				

REGISTER 8-17: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	—	—	—	—	—	ULPWUIE
bit 7							bit 0
Legend:							

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1 Unimplemented: Read as '0'

bit 0 ULPWUIE: Ultra Low-Power Wake-up Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

REGISTER 8-18: IEC6: INTERRUPT ENABLE CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CLC2IE	CLC1IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 1 CLC2IE: Configurable Logic Cell 2 Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

bit 0 CLC1IE: Configurable Logic Cell 1 Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

REGISTER 8-31: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	—	—	—	HLVDIP2	HLVDIP1	HLVDIP0
bit 7							bit 0
Laward							

Leg	end	
-----	-----	--

bit 2-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
- •

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	DAC2IP2	DAC2IP1	DAC2IP0		DAC1IP2	DAC1IP1	DAC1IP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	CTMUIP2	CTMUIP1	CTMUIP0		<u> </u>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	כי				
bit 14-12	DAC2IP<2:0>	Digital-to-Ana	alog Converter	2 Event Interr	upt Priority bits		
	111 = Interru	pt is Priority 7(highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 11	Unimplemen	ted: Read as ')'				
bit 10-8	DAC1IP<2:0>	>: Digital-to-Ana	alog Converter	1 Event Interr	upt Priority bits		
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 7	Unimplemen	ted: Read as '	כ'				
bit 6-4	CTMUIP<2:0	>: CTMU Interr	upt Priority bit	S			
	111 = Interru	pt is Priority 7(highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 3-0	Unimplemen	ted: Read as '	כ'				

REGISTER 8-32: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0	
bit 15					•	· · · · · ·	bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 15	ROI: Recover 1 = Interrupts 0 = Interrupts	on Interrupt bi clear the DOZ have no effect	t EN bit, and res t on the DOZE	set the CPU an N bit	d peripheral clo	ock ratio to 1:1		
bit 14-12	DOZE<2:0>: 111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4 001 = 1:2 000 = 1:1	CPU and Perip	heral Clock Ra	atio Select bits				
bit 11	DOZEN: Doze	e Enable bit ⁽¹⁾						
	1 = DOZE<2 0 = CPU and	:0> bits specify peripheral cloc	the CPU and p k ratio are set	peripheral clock to 1:1	< ratio			
bit 10-8	RCDIV<2:0>:	FRC Postscale	er Select bits					
bit 10-0	When COSC 111 = 31.25 k 110 = 125 kH 101 = 250 kH 100 = 500 kH 011 = 1 MHz 010 = 2 MHz 000 = 8 MHz When COSC 111 = 1.95 kH 100 = 7.81 kH 101 = 15.62 kH 001 = 425 kH 001 = 250 kH 001 = 250 kH 001 = 500 kH	$\frac{<2:0>}{OSCCO}$ $\frac{<2:0>}{OSCCO}$ $\frac{<2:0>}{COSCCO}$ $\frac{<1}{C}$ $\frac{<2:0>}{COSCCO}$ $\frac{<1}{C}$ \frac	$\frac{N<14:12>) = 1}{256}$) default $\frac{N<14:12>) = 1}{56}$ 4) $\frac{N<14:12>) = 1}{56}$	<u>11:</u> 10:				
bit 7-0	Unimplemented: Read as '0'							

REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER

Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Power-Saving Features with VBAT" (DS30622).
 This FRM describes some features which

are not implemented in this device. Sections related to the VBAT pin and Deep Sleep do not apply to the PIC24FV16KM204 family.

The PIC24FV16KM204 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- · Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0** "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The 'C' syntax of the $\ensuremath{\mathtt{PWRSAV}}$ instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC with LPRC as the clock source is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification on the I/O ports or peripherals that use an External Clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: 'C' POWER-SAVING ENTRY

FIGURE 13-4: 32-BIT TIMER MODE



'1' = Bit is set

REGISTER 14-8: SSPxADD: MSSPx SLAVE ADDRESS/BAUD RATE GENERATOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

-n = Value at POR

 bit 7-0
 ADD<7:0>: Slave Address/Baud Rate Generator Value bits

 SPI Master and I²C™ Master modes:
 Reload value for the Baud Rate Generator. Clock period is (([SPxADD] + 1) * 2)/Fosc.

 I²C Slave modes:
 Represents 7 or 8 bits of the slave address, depending on the addressing mode used:

 7-Bit mode:
 Address is ADD<7:1>; ADD<0> is ignored.

 10-Bit LSb mode:
 ADD<7:0> are the Least Significant bits of the address.

 10-Bit MSb mode:
 ADD<2:1> are the two Most Significant bits of the address; ADD<7:3> are always '11110' as a specification requirement; ADD<0> is ignored.

REGISTER 14-9: SSPxMSK: I²C[™] SLAVE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	—	—	—	—	
bit 15							bit 8

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|---------------------|
| MSK7 | MSK6 | MSK5 | MSK4 | MSK3 | MSK2 | MSK1 | MSK0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-0	MSK<7:0>: Slave Address Mask Select bits ⁽¹⁾
	1 = Masking of corresponding bit of SSPxADD is enabled
	0 = Masking of corresponding bit of SSPxADD is disabled

Note 1: MSK0 is not used as a mask bit in 7-bit addressing.

NOTES:

17.1 Control Registers

The CLCx module is controlled by the following registers:

- CLCxCONL
- CLCxCONH
- CLCxSEL
- CLCxGLSL
- CLCxGLSH

The CLCx Control registers (CLCxCONL and CLCxCONH) are used to enable the module and interrupts, control the output enable bit, select output polarity and select the logic function. The CLCx Control registers also allow the user to control the logic polarity of not only the cell output, but also some intermediate variables. The CLCx Source Select register (CLCxSEL) allows the user to select up to 4 data input sources using the 4 data input selection multiplexers. Each multiplexer has a list of 8 data sources available.

The CLCx Gate Logic Select registers (CLCxGLSL and CLCxGLSH) allow the user to select which outputs from each of the selection MUXes are used as inputs to the input gates of the logic cell. Each data source MUX outputs both a true and a negated version of its output. All of these 8 signals are enabled, ORed together by the logic cell input gates.

REGISTER 17-1: CLCxCONL: CLCx CONTROL REGISTER (LOW)

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0
LCEN		<u> </u>		INTP	INTN		
bit 15							bit 8
R-0	R-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
LCOE	LCOUT	LCPOL	—	—	MODE2	MODE1	MODE0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	LCEN: CLCx	Enable bit					
	1 = CLCx is $0 = CLCx$ is 0	enabled and mix	king input sign s loaic zero o	ials utputs			
bit 14-12	Unimplemen	ted: Read as '0	,				
bit 11	INTP: CLCx F	Positive Edge In	terrupt Enable	e bit			
	1 = Interrupt	will be generate	d when a risir	ng edge occurs	on LCOUT		
	0 = Interrupt	will not be gene	rated				
bit 10	INTN: CLCx I	Negative Edge I	nterrupt Enab	le bit			
	1 = Interrupt 0 = Interrupt	will be generate will not be gene	ed when a falli rated	ng edge occurs	s on LCOUT		
bit 9-8	Unimplemen	ted: Read as '0	,				
bit 7	LCOE: CLCx	Port Enable bit					
	1 = CLCx por	t pin output is e	nabled				
	0 = CLCx por	t pin output is d	isabled				
bit 6	LCOUT: CLC	x Data Output S	status bit				
	1 = CLCx out	put high					
bit 5		y Output Polarit	v Control hit				
bit 0	1 = The outp	ut of the module	e is inverted				
	0 = The outp	ut of the module	e is not inverte	ed			
bit 4-3	Unimplemen	ted: Read as '0	,				

REGISTER 17-1: CLCxCONL: CLCx CONTROL REGISTER (LOW) (CONTINUED)

bit 2-0 MODE<2:0>: CLCx Mode bits

- 111 = Cell is a 1-input transparent latch with S and R
- 110 = Cell is a JK flip-flop with R
- 101 = Cell is a 2-input D flip-flop with R
- 100 = Cell is a 1-input D flip-flop with S and R
- 011 = Cell is an SR latch
- 010 = Cell is a 4-input AND
- 001 = Cell is an OR-XOR
- 000 = Cell is a AND-OR

REGISTER 17-2: CLCxCONH: CLCx CONTROL REGISTER (HIGH)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	G4POL	G3POL	G2POL	G1POL
bit 7							bit 0

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'					
bit 3	G4POL: Gate 4 Polarity Control bit					
	1 = The output of Channel 4 logic is inverted when applied to the logic cell0 = The output of Channel 4 logic is not inverted					
bit 2	G3POL: Gate 3 Polarity Control bit					
	1 = The output of Channel 3 logic is inverted when applied to the logic cell0 = The output of Channel 3 logic is not inverted					
bit 1	G2POL: Gate 2 Polarity Control bit					
	1 = The output of Channel 2 logic is inverted when applied to the logic cell0 = The output of Channel 2 logic is not inverted					
bit 0	G1POL: Gate 1 Polarity Control bit					
	 1 = The output of Channel 1 logic is inverted when applied to the logic cell 0 = The output of Channel 1 logic is not inverted 					

19.3 Transfer Function

The transfer functions of the A/D Converter in 12-bit resolution are shown in Figure 19-3. The difference of the input voltages (VINH – VINL) is compared to the reference ((VR+) – (VR-)).

- The first code transition occurs when the input voltage is ((VR+) (VR-))/4096 or 1.0 LSb.
- The '0000 0000 0001' code is centered at VR- + (1.5 * ((VR+) (VR-))/4096).

- The '0010 0000 0000' code is centered at VREFL + (2048.5 * ((VR+) – (VR-))/4096).
- An input voltage less than VR- + (((VR-) – (VR-))/4096) converts as '0000 0000 0000'.
- An input voltage greater than (VR-) + (4095 ((VR+) – (VR-))/4096) converts as '1111 1111 1111'.



FIGURE 19-3: 12-BIT A/D TRANSFER FUNCTION

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
DACEN		DACSIDL DACSLP		DACFM	DACFM —		DACTRIG			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
DACOE	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0			
bit 7										
r										
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN			
bit 15	DACEN: DAC	Cx Enable bit								
	1 = Module is enabled									
hit 14	0 = introduce is disabled									
bit 13	DACSIDI - DACK Step in Idle Mede hit									
bit 15	1 = Discontin	ues module on	eration when c	levice enters ld	lle mode					
	0 = Continue	s module opera	ation in Idle mo	de de						
bit 12	DACSLP: DACx Enable Peripheral During Sleep bit									
	1 = DACx co	ntinues to outp	ut the most rec	ent value of DA	ACxDAT during	Sleep mode				
	0 = DACx is powered down in Sleep mode; DACxOUT pin is controlled by the TRISx and LATx bits									
bit 11	DACFM: DACx Data Format Select bit									
	1 = Data is let	1 = Data is left justified (data stored in DACxDAT<15:8>)								
hit 10	0 = Data is ng	fint justilieu (uai		$CXDAT < 7.0^{>}$						
bit 0	Unimplemented: Read as '0'									
DIL 9	JERUID: SUIL RESEL DISADLE DIL									
	1 = DACxCO 0 = DACxCO	N and DACXD	AT SFRs reset	on any type of	device Reset					
bit 8	it 8 DACTRIG: DACx Trigger Input Enable bit									
	1 = Analog output value updates when the selected (by DACTSEL<4:0>) event occurs									
	0 = Analog o	utput value upo	lates as soon a	as DACxDAT is	written (DAC 1	rigger is ignor	ed)			
bit 7	DACOE: DAC	Cx Output Enab	le bit							
	1 = DACx out	put pin is enab	led and driven	on the DACxO	UT pin					
	0 = DACx out	put pin is disab	ied, DACX out	put is available	internally to oth	her peripherals	oniy			

REGISTER 20-1: DACxCON: DACx CONTROL REGISTER

Note 1: BGBUF1 voltage is configured by BUFREF<1:0> (BUFCON0<1:0>).

21.0 DUAL OPERATIONAL AMPLIFIER MODULE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Operational Amplifier (Op Amp)"* (DS30505). Device-specific information in this data sheet supersedes the information in the *"PIC24F Family Reference Manual"*.

PIC24FV16KM204 family devices include two operational amplifiers to complement the microcontroller's other analog features. They may be used to provide analog signal conditioning, either as stand-alone devices or in addition to other analog peripherals. The two op amps are functionally identical; the block diagram for a single amplifier is shown in Figure 21-1. Each op amp has these features:

- · Internal unity-gain buffer option
- Multiple input options each on the inverting and non-inverting amplifier inputs
- · Rail-to-rail input and output capabilities
- User-selectable option for regular or low-power operation
- User-selectable operation in Idle and Sleep modes

When using the op amps, it is recommended to set the ANSx and TRISx bits of both the input and output pins to configure them as analog pins. See Section 11.2 "Configuring Analog Port Pins" for more information.





27.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FV16KM204 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FV16KM204 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss (PIC24FXXKMXXX)	-0.3V to +4.5V
Voltage on VDD with respect to Vss (PIC24FVXXKMXXX)	0.3V to +6.5V
Voltage on any combined analog and digital pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on MCLR/VPP pin with respect to Vss	-0.3V to +9.0V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin ⁽¹⁾	250 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽¹⁾	200 mA

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 27-1).

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS		Standard Operating	Operating C	conditions:	1.8V to 3.6V (PIC24F16KMXXX) 2.0V to 5.5V (PIC24FV16KMXXX) -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended			
Parameter No.	Device	Typical	Max	Units	Conditions			
Idle Current (III	DLE)							
DC40	PIC24FV16KMXXX PIC24F16KMXXX	120	200	μA	2.0V			
		160	430	μA	5.0V	0.5 MIPS,		
		50	100	μA	1.8V	Fosc = 1 MHz ⁽¹⁾		
		90	370	μA	3.3V			
DC42	PIC24FV16KMXXX PIC24F16KMXXX	165	—	μA	2.0V			
		260	—	μA	5.0V	1 MIPS,		
		95	—	μA	1.8V	Fosc = 2 MHz ⁽¹⁾		
		180	—	μA	3.3V			
DC44	PIC24FV16KMXXX	3.1	6.5	mA	5.0V	16 MIPS,		
	PIC24F16KMXXX	2.9	6.0	mA	3.3V	Fosc = 32 MHz ⁽¹⁾		
DC46	PIC24FV16KMXXX PIC24F16KMXXX	0.65	—	mA	2.0V			
		1.0	—	mA	5.0V	FRC (4 MIPS),		
		0.55	—	mA	1.8V	Fosc = 8 MHz		
		1.0	—	mA	3.3V			
DC50	PIC24FV16KMXXX PIC24F16KMXXX	42	200	μA	2.0V			
		65	225	μA	5.0V	LPRC (15.5 KIPS),		
		2.2	18	μA	1.8V	Fosc = 31 kHz		
		4.0	40	μA	3.3V			

TABLE 27-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices. **Note 1:** The oscillator is in External Clock mode (FOSCSEL<2:0> = 010, FOSC<1:0> = 00).

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS					
Dimonsion Limita		MIN				
Dimension Lin				IVIAA		
Number of Pins	N	20				
Pitch	е	1.27 BSC				
Overall Height	Α	-	-	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E	10.30 BSC				
Molded Package Width	E1	7.50 BSC				
Overall Length	D	12.80 BSC				
Chamfer (Optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.40 REF				
Lead Angle	Θ	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.20	-	0.33		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2