NXP USA Inc. - MSC8144ESVT1000B Datasheet





Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Obsolete
Туре	SC3400 Core
Interface	Ethernet, I ² C, SPI, TDM, UART, UTOPIA
Clock Rate	1GHz
Non-Volatile Memory	External
On-Chip RAM	10.5MB
Voltage - I/O	3.30V
Voltage - Core	1.00V
Operating Temperature	0°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc8144esvt1000b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Figure 1. MSC8144E Block Diagram



Figure 2. StarCore SC3400 DSP Core Subsystem Block Diagram



1.2 Signal List By Ball Location

Table 1 presents the signal list sorted by ball number. The functionality of multi-functional (multiplexed) pins is separated for each mode. When designing a board, make sure that the reference supply for each signal is appropriately considered. The specified reference supply must be tied to the voltage level specified in this document if any of the related signal functions are used (active).

		Power-	er- I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
A2	GND										GND
A3	GE2_RX_ER/PCI_AD31			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
A4	V _{DDGE2}										V _{DDGE2}
A5	GE2_RX_DV/PCI_AD30			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
A6	GE2_TD0/PCI_CBE0			Ethe	rnet 2		PCI	Ethernet 2			V _{DDGE2}
A7	SRIO_IMP_CAL_RX										V _{DDSXC}
A8	Reserved ¹										_
A9	Reserved ¹										—
A10	Reserved ¹										_
A11	Reserved ¹										_
A12	SRIO_RXD0										V _{DDSXC}
A13	V _{DDSXC}										V _{DDSXC}
A14	SRIO_RXD1										V _{DDSXC}
A15	V _{DDSXC}										V _{DDSXC}
A16	SRIO_REF_CLK										V _{DDSXC}
A17	V _{DDRIOPLL}										GND _{RIOPLL}
A18	GND _{SXC}										GND _{SXC}
A19	SRIO_RXD2/ GE1_SGMII_RX		SG	MII suppo	rt on SER	DES is en	abled by I	Reset Con	figuration W	/ord	V _{DDSXC}
A20	V _{DDSXC}										V _{DDSXC}
A21	SRIO_RXD3/ GE2_SGMII_RX		SG	MII suppo	rt on SER	DES is en	abled by I	Reset Con	figuration W	/ord	V _{DDSXC}
A22	V _{DDSXC}										V _{DDSXC}
A23	SRIO_IMP_CAL_TX										V _{DDSXP}
A24	MDQ28										V _{DDDDR}
A25	MDQ29										V _{DDDDR}
A26	MDQ30										V _{DDDDR}
A27	MDQ31										V _{DDDDR}
A28	MDQS3										V _{DDDDR}
B1	Reserved ¹										—
B2	GE2_TD1/PCI_CBE1			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
B3	GE2_TX_EN/PCI_CBE2			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
B4	GE_MDIO					Eth	ernet				V _{DDGE2}
B5	GND										GND
B6	GE_MDC					Eth	ernet				V _{DDGE2}
B7	GND _{SXC}										GND _{SXC}
B8	Reserved ¹										_
B9	Reserved ¹										

Table 1. Signal List by Ball Number



		Power-	- I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
E2	GE1_RX_CLK/UTP_RD6/ PCI_PAR		UTOPIA	A Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}
E3	GE1_RD2/UTP_RD4/ PCI_FRAME		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}
E4	GE1_RD1/UTP_RD3/ PCI_CBE3		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}
E5	GE1_RD3/UTP_RD5/ PCI_IRDY		UTOPIA	Ethei	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}
E6	V _{DDGE1}										V _{DDGE1}
E7	GE1_TX_EN/UTP_TD6/ PCI_CBE0		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}
E8	Reserved ¹										—
E9	Reserved ¹										_
E10	GND										GND
E11	م V										V _{DD}
E12	GND										GND
E13	Voo										Vpp
E14	GND										GND
E15	V										Vaa
E16											
E17											V
E10											
E10											GND
E19 E20											
E20											GND
E21	V _{DD}										V _{DD}
E22	GND										GND
E23	V _{DDDDR}										V _{DDDDR}
E24	MDQ20										V _{DDDDR}
E25	GND										GND
E26	V _{DDDDR}										V _{DDDDR}
E27	GND										GND
E28	MDQS2										V _{DDDDR}
F1	Reserved ¹										_
F2	GE1_TX_CLK/UTP_RD0/ PCI_AD31		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}
F3	V _{DDGE1}										V _{DDGE1}
F4	GE1_TD3/UTP_TD5/ PCI_AD30		UTOPIA	Ethei	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}
F5	GE1_TD1/UTP_TD3/ PCI_AD28		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}
F6	GND										GND
F7	GE1_TD0/UTP_TD2/ PCI_AD27		UTOPIA	Ethei	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}
F8	V _{DDGE1}										V _{DDGE1}
F9	GND										GND

Table 1. Signal List by Ball Number (continued)



		Power-	er- I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
K23	MBA2										V _{DDDDR}
K24	MA10										V _{DDDDR}
K25	MA12										V _{DDDDR}
K26	MA14										V _{DDDDR}
K27	MA4										V _{DDDDR}
K28	MV _{REF}										V _{DDDDR}
L1	Reserved ¹										
L2	CLKOUT										V _{DDIO}
L3	TMR1/UTP_IR/PCI_CBE3/ GPIO17 ^{3, 6}		UTC	DPIA	TMR/ GPIO	UTOPIA	PCI	PCI UTOPIA			
L4	TMR4/PCI_PAR/GPIO20 ^{3,} ⁶ / UTP_REOP			TIMEF	R/GPIO		PCI	٦	TIMER/GPIC	0	V _{DDIO}
L5	GND										GND
L6	TMR2/ <mark>PCI_FRAME</mark> / GPIO18 ^{3, 6}			TIMEF	R/GPIO		PCI	TIME	R/GPIO	UTOPIA	V _{DDIO}
L7	SCL/GPIO26 ^{3, 4, 6}					l ² C/	GPIO				V _{DDIO}
L8	UTXD/GPIO15/IRQ9 ^{3, 6}					UART/C	SPIO/IRQ				V _{DDIO}
L9	GND										GND
L10	V _{DD}										V _{DD}
L11	GND										GND
L12	V _{DD}										V _{DD}
L13	GND										GND
L14	V _{DD}										V _{DD}
L15	Reserved ¹										GND
L16	V _{DD}										V _{DD}
L17	GND										GND
L18	V _{DD}										V _{DD}
L19	GND										GND
L20	V _{DD}										V _{DD}
L21	GND										GND
L22	GND										GND
L23	MCKE1										V _{DDDDR}
L24	MA1										V _{DDDDR}
L25	V _{DDDDR}										V _{DDDDR}
L26	GND										GND
L27	V _{DDDDR}										V _{DDDDR}
L28	MCK1										V _{DDDDR}
M1	Reserved ¹										_
M2	TRST										V _{DDIO}
M3	EE0										V _{DDIO}
M4	EE1										V _{DDIO}
M5	UTP_RCLK/PCI_AD13		UTC	PIA	PCI			UTOPIA			V _{DDIO}
M6	UTP_RADDR0/PCI_AD7		UTC	PIA	PCI			UTOPIA			V _{DDIO}
M7	UTP_TD8/PCI_AD30		UTC	PIA	PCI			UTOPIA	UTOPIA		

Table 1. Signal List by Ball Number (continued)



		Power-	r- I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AB19	V _{DDM3}										V _{DDM3}
AB20	GND										GND
AB21	GND										GND
AB22	V _{DDDDR}										V _{DDDDR}
AB23	MECC7										V _{DDDDR}
AB24	MECC1										V _{DDDDR}
AB25	MECC4										V _{DDDDR}
AB26	MECC5										V _{DDDDR}
AB27	MECC2										V _{DDDDR}
AB28	ECC_MDQS										V _{DDDDR}
AC1	Reserved ¹										
AC2	UTP_RD9/RC13	RC13				UTOPIA					V _{DDIO}
AC3	UTP_RD8/RC12	RC12				UTOPIA					V _{DDIO}
AC4	TDM6TCLK/PCI_AD22			TDM		P	CI		TDM		V _{DDIO}
AC5	TDM6RSYN/PCI_AD21/ GPIO6/ IRQ12 ^{3, 6}		TD	TDM/GPIO/IRQ PCI		TDM/GPIO/IRQ		V _{DDIO}			
AC6	V _{DDIO}										V _{DDIO}
AC7	TDM3TSYN/RC11	RC11			•	Т	DM				V _{DDIO}
AC8	PCI_AD23/GPIO7/ IRQ13 / TDM6TDAT ^{3, 6} /UTP_RMOD		TDM/GPIO/IRQ			P	CI	TDM/G	PIO/IRQ	UTOPIA	V _{DDIO}
AC9	TDM7TSYN/ PCI_AD4		TC	DM		PCI			reserved		V _{DDIO}
AC10	V _{DDM3IO}										V _{DDM3IO}
AC11	GND										GND
AC12	V _{DDM3}										V _{DDM3}
AC13	GND										GND
AC14	V _{DDM3}										V _{DDM3}
AC15	GND										GND
AC16	V _{DDM3}										V _{DDM3}
AC17	GND										GND
AC18	V _{DDM3}										V _{DDM3}
AC19	GND										GND
AC20	V _{DDM3IO}										V _{DDM3IO}
AC21	Reserved ¹										—
AC22	MECC6										V _{DDDDR}
AC23	MECC3										V _{DDDDR}
AC24	ECC_MDM										V _{DDDDR}
AC25	V _{DDDDR}										V _{DDDDR}
AC26	MECC0										V _{DDDDR}
AC27	V _{DDDDR}										V _{DDDDR}
AC28	ECC_MDQS										V _{DDDDR}
AD1	Reserved ¹										_
AD2	GPIO1 ^{3, 6}					G	PIO				V _{DDIO}
AD3	TMR0/GPIO13					TIME	R/GPIO				V _{DDIO}

Table 1. Signal List by Ball Number (continued)



Rating	Symbol	Value	Unit				
M3 memory I/O and M3 memory charge pump voltage	V _{DDM3IO} V _{25M3}	-0.3 to 2.75	V				
Input M3 memory I/O voltage	V _{INM3IO}	-0.3 to V _{DDM3IO} + 0.3	V				
Rapid I/O C voltage	V _{DDSXC}	-0.3 to 1.21	V				
Rapid I/O P voltage	V _{DDSXP}	-0.3 to 1.26	V				
Rapid I/O PLL voltage	V _{DDRIOPLL}	-0.3 to 1.21	V				
Operating temperature	TJ	-40 to 105	°C				
Storage temperature range	T _{STG}	-55 to +150	°C				
Notes: 1. Functional operating conditions are given in Table 3. 2 Absolute maximum ratings are stress ratings only and functional operation at the maximum is not guaranteed. Stress beyond							

Table 2. Absolute Maximum Ratings

2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.

3. PLL supply voltage is specified at input of the filter and not at pin of the MSC8144E (see Figure 43)

2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Rating	Symbol	Min	Nominal	Мах	Unit
Core supply voltage • 800 MHz (VT, SVT, TVT) and 1000 MHz (VT)	V _{DD}	0.97	1.0	1.05	V
• 1000 MHz (SVT, TVT)		0.97	1.0	1.03	V
PLL supply voltage • 800 MHz (VT, SVT, TVT) and 1000 MHz (VT)	V _{DDPLL0} V _{DDPLL1} V _{DDPLL2}	0.97	1.0	1.05	V
• 1000 MHz (SVT, TVT)		0.97	1.0	1.03	V
M3 memory Internal voltage	V _{DDM3}	1.213	1.25	1.313	V
DDR memory supply voltage DDR mode DDR2 mode 	V _{DDDDR}	2.375 1.71	2.5 1.8	2.625 1.89	V V
DDR reference voltage	MV _{REF}	$0.49 \times V_{DDDDR}$ (nom)	$0.5 \times V_{DDDDR}$ (nom)	$0.51 \times V_{DDDDR}$ (nom)	V
Ethernet 1 I/O voltage • 2.5 V mode • 3.3 V mode	V _{DDGE1}	2.375 3.135	2.5 3.3	2.625 3.465	V V
Ethernet 2 I/O voltage • 2.5 V mode • 3.3 V mode	V _{DDGE2}	2.375 3.135	2.5 3.3	2.625 3.465	V V
I/O voltage excluding Ethernet, DDR, M3, and RapidIO lines	V _{DDIO}	3.135	3.3	3.465	V
M3 memory I/O and M3 charge pump voltage	V _{DDM3IO} V _{25M3}	2.375	2.5	2.625	V
Rapid I/O C voltage	V _{DDSXC}	0.97	1.0	1.05	V
Rapid I/O P voltage • Short run (haul) mode • Long run (haul) mode	V _{DDSXP}	0.97 1.14	1.0 1.2	1.05 1.26	V V
Rapid I/O PLL voltage	V _{DDRIOPLL}	0.97	1.0	1.05	V
Operating temperature range: • Standard (VT) • Intermediate (SVT) • Extended (TVT)	T _J T _J T _A T.	0 0 -40		90 105 	ာံ ဂံ ဂံ
Note: PLL supply voltage is sp	ecified at input of t	I he filter and not at pin of th	ne MSC8144E (see Figur	re 43).	0

Table 3. Recommended Operating Conditions



rical Characteristics

2.5.2.2 Spread Spectrum Clock

SRIO_REF_CLK/ SRIO_REF_CLK is designed to work with a spread spectrum clock (0 to 0.5% spreading at 3033 kHz rate is allowed), assuming both ends have same reference clock. For better results use a source without significant unintended modulation.

2.5.3 PCI DC Electrical Characteristics

Table 9. PCI DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V _{DDPCI}	3.135	3.465	V
Input high voltage	V _{IH}	$0.5 imes V_{DDPCI}$	3.465	V
Input low voltage	V _{IL}	-0.5	$0.3 \times V_{\text{DDPCI}}$	V
Input Pull-up voltage ²	V _{IPU}	$0.7 imes V_{DDPCI}$		
Input leakage current, 0 <v<sub>IN <v<sub>DDPCI</v<sub></v<sub>	I _{IN}	-30	30	μA
Tri-state (high impedance off state) leakage current, 0 <v<sub>IN <v<sub>DDPCI</v<sub></v<sub>	I _{OZ}	-30	30	μΑ
Signal low input current, $V_{IL} = 0.4 V^1$	١ _L	-30	30	μΑ
Signal high input current, $V_{IH} = 2.0 V^1$	Ι _Η	-30	30	μΑ
Output high voltage, $I_{OH} = -0.5$ mA, except open drain pins	V _{OH}	$0.9 imes V_{DDPCI}$	—	V
Output low voltage, I _{OL} = 1.5 mA	V _{OL}	—	$0.1 imes V_{DDPCI}$	V
Input Pin Capacitance ²	C _{IN}		10	pF
Notes: 1. Not tested. Guaranteed by design.				

2.5.4 TDM DC Electrical Characteristics

Table 10. TDM DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
Supply voltage 3.3 V	V _{DDTDM}	3.135	3.465	V
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input leakage current 0 <v<sub>IN <v<sub>DDTDM</v<sub></v<sub>	I _{IN}	-30	30	μA
Tri-state (high impedance off state) leakage current	I _{OZ}	-30	30	μA
Output high voltage, $I_{OH} = -1.6 \text{ mA}$	V _{OH}	2.4	—	V
Output low voltage, I _{OL} = 0.4mA	V _{OL}	—	0.4	V

2.5.5 Ethernet DC Electrical Characteristics

2.5.5.1 MII, SMII and RMII DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V _{DDGE1} V _{DDGE2}	3.135	3.465	V
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μA
Signal low input current, V _{IL} = 0.4 V ¹	ΙL	-30	30	μΑ
Signal high input current, V _{IH} = 2.4 V ¹	Ι _Η	-30	30	μΑ
Output high voltage, I _{OH} = -4 mA	V _{OH}	2.4	3.465	V
Output low voltage, I _{OL} = 4mA	V _{OL}	_	0.4	V
Input Pin Capacitance ¹	C _{IN}		8	pF
Note: 1. Not tested. Guaranteed by design.	•			•

Table 11. MII, SMII and RMII DC Electrical Characteristics

2.5.5.2 RGMII DC Electrical Characteristics

Table 12. RGMII DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
Supply voltage 2.5 V	V _{DDGE1} V _{DDGE2}	2.375	2.625	V
Input high voltage	V _{IH}	1.7	2.625	V
Input low voltage	V _{IL}	-0.3	0.7	V
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μA
Output high voltage, I _{OH} = -1 mA	V _{OH}	2.0	2.625	V
Output low voltage, I _{OL} = 1 mA	V _{OL}	—	0.4	V
Input Pin Capacitance ¹	C _{IN}		8	pF
Note: 1. Not tested. Guaranteed by design.				

rical Characteristics

		Ra	Range		
Characteristic	Symbol	Min	Max	Unit	Notes
Differential Input Voltage	V _{IN}	200	1600	mV _{PP}	Measured at receiver
Deterministic Jitter Tolerance	J _D	0.37		UI _{PP}	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	J _{DR}	0.55		UI _{PP}	Measured at receiver
Total Jitter Tolerance	JT	0.65		UI _{PP}	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 13. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.
Multiple Input Skew	S _{MI}		22	ns	Skew at the receiver input between lanes of a multilane link
Bit Error Rate	BER		10 ⁻¹²		
Unit Interval	UI	320	320	ps	±100 ppm





Figure 13. Single Frequency Sinusoidal Jitter Limits



rical Characteristics

2.6.5.8 Eye Template Measurements

For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for template measurements is the continuous jitter test pattern (CJPAT) defined in Annex 48A of **IEEE** Std. 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than 10^{-12} . The eye pattern shall be measured with AC coupling and the compliance template centered at 0 Volts differential. The left and right edges of the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be 100 Ω resistive ±5% differential to 2.5 GHz.

2.6.5.9 Jitter Test Measurements

For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter Test Pattern (CJPAT) pattern defined in Annex 48A of **IEEE** Std. 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured with AC coupling and at 0 V differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of **IEEE** Std. 802.3ae.

2.6.5.10 Transmit Jitter

Transmit jitter is measured at the driver output when terminated into a load of 100 Ω resistive ±5% differential to 2.5 GHz.

2.6.5.11 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in **Section 2.6.5.9** and then adjusting the signal amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template shown in Figure 14 and Table 35. Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter specified in Section 8.6 is then added to the signal and the test load is replaced by the receiver being tested.

2.6.6 PCI Timing

This section describes the general AC timing parameters of the PCI bus. Table 36 provides the PCI AC timing specifications.

Deservation	Symbol	33 MHz		66 MHz		1 la h
Parameter		Min	Max	Min	Max	Unit
Output delay	t _{PCVAL}	2.0	11.0	1.0	6.0	ns
High-Z to Valid Output delay	t _{PCON}	2.0	—	1.0	—	ns
Valid to High-Z Output delay t _{PCOFF}		—	28	_	14	ns
Input setup t _{PCSU}		7.0	—	3.0	—	ns
Input hold t _{PCH}		0	_	0	_	ns

Table 36. PCI AC Timing Specifications



Electrical Characteristics

Table 36. PCI AC Timing Specifications (continued)

Parameter		Symbol	33 MHz		66 MHz		l lm:t		
	Farameter		Symbol	Min	Max	Min	Мах	Onit	
Notes:	1. 2.	See the timing measurement cond All PCI signals are measured from 3.3-V PCI signaling levels.	itions in the PC 0.5 \times V _{DDIO} of	Cl 2.2 Local Bus the rising edge	Specifications. of PCI_CLK_IN	I to $0.4 \times V_{DDIC}$	of the signal in	question for	
	3. 4. 5.	For purposes of active/float timing through the component pin is less Input timings are measured at the The reset assertion timing requirer	of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered omponent pin is less than or equal to the leakage current specification. are measured at the pin. sertion timing requirement for HRESET is in Table 19 and Figure 7					elivered	

Figure 15 provides the AC test load for the PCI.



Figure 15. PCI AC Test Load

Figure 16 shows the PCI input AC timing conditions.



Figure 16. PCI Input AC Timing Measurement Conditions

Figure 17 shows the PCI output AC timing conditions.



Figure 17. PCI Output AC Timing Measurement Condition



TDM Timing 2.6.7

Table 37. TDM Timing

Characteristic	Symbol	Expression	Min	Max	Units
TDMxRCLK/TDMxTCLK	t _{TDMC}	TC ¹	16		ns
TDMxRCLK/TDMxTCLK high pulse width	t _{TDMCH}	$(0.5\pm0.1)\times TC^4$	7	_	ns
TDMxRCLK/TDMxTCLK low pulse width	t _{TDMCL}	$(0.5\pm0.1)\times TC^4$	7	_	ns
TDM receive all input setup time related to TDMxRCLK TDMxTSYN input setup time related to TDMxTCLK in TSO=0 mode	^t тDMVKH		3.6		ns
TDM receive all input hold time related to TDMxRCLK TDMxTSYN input hold time related to TDMxTCLK in TSO=0 mode	^t томхкн		1.9	_	ns
TDMxTCLK high to TDMxTDAT output active ²	t _{TDMDHOX}		2.5	_	ns
TDMxTCLK high to TDMxTDAT output valid ²	t _{TDMDHOV}		_	9.8	ns
All output hold time (except TDMxTSYN) ³	t _{TDMHOX}		2.5	_	ns
TDMxTCLK high to TDMxTDAT output high impedance ²	t _{TDMDHOZ}		-	9.8	ns
TDMxTCLK high to TDMxTSYN output valid ²	t _{TDMSHOV}		-	9.25	ns
TDMxTSYN output hold time ³	t _{TDMSHOX}		2.0	-	ns
Notes: 1. Values are based on a a maximum frequency of 62.5 MHz. The TDM interface supports any frequency below 62.5 MHz.					

- Values are based on 20 pF capacitive load. 2.
- Values are based on 10 pF capacitive load. 3.
- 4. The expression is for common calculations only.

Figure 18 shows the TDM input AC timing.





For some TDM modes, receive data and receive sync are input on other pins. This timing is also valid for them. See Note: the MSC8144E Reference Manual.

Figure 19 shows TDMxTSYN AC timing in TSO=0 mode.





Figure 20 shows the TDM Output AC timing



Figure 28 shows the RMII transmit and receive AC timing diagram.



Figure 28. RMII Transmit and Receive AC Timing

Figure 29 provides the AC test load.



Figure 29. AC Test Load

2.6.10.5 SMII AC Timing Specification

Table 44. SMII Mode Signal Timing

Characteristics	Symbol	Min	Max	Unit
ETHSYNC_IN, ETHRXD to ETHCLOCK rising edge setup time	t _{SMDVKH}	1.5	—	ns
ETHCLOCK rising edge to ETHSYNC_IN, ETHRXD hold time	t _{SMDXKH}	1.0	—	ns
ETHCLOCK rising edge to ETHSYNC, ETHTXD output delay	t _{SMXR}	1.5	5.0	ns
Notes:1.Typical REF_CLK clock period is 8ns2.Measured using a 5 pF load.3.Measured using a 15 pF load4.Program GCR4 as 0x00002008				

Figure 30 shows the SMII Mode signal timing.



Figure 31 shows the RGMII AC timing and multiplexing diagrams.



Figure 31. RGMII AC Timing and Multiplexing



2.6.12 SPI Timing

Table 48 lists the SPI input and output AC timing specifications.

Table 48. SPI AC Timing Specifications ¹

Characteristic	Symbol ²	Min	Max	Unit
SPI outputs valid—Master mode (internal clock) delay	t _{NIKHOV}		6	ns
SPI outputs hold—Master mode (internal clock) delay	t _{NIKHOX}	0.5		ns
SPI outputs valid—Slave mode (external clock) delay	t _{NEKHOV}		8	ns
SPI outputs hold—Slave mode (external clock) delay	t _{NEKHOX}	2		ns
SPI inputs—Master mode (internal clock) input setup time	t _{NIIVKH}	4		ns
SPI inputs—Master mode (internal clock) input hold time	t _{NIIXKH}	0		ns
SPI inputs—Slave mode (external clock) input setup time	t _{NEIVKH}	4		ns
SPI inputs—Slave mode (external clock) input hold time	t _{NEIXKH}	2		ns

Notes: 1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

2. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).}

Figure 34 provides the AC test load for the SPI.



Figure 34. SPI AC Test Load

Figure 35 and Figure 36 represent the AC timings from Table 48. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 35 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 35. SPI AC Timing in Slave Mode (External Clock)

Figure 36 shows the SPI timings in master mode (internal clock).



2.6.14 JTAG Signals

Characteristics		All frequencies		11
		Min	Max	Unit
TCK cycle time	t _{тскх}	36.0	—	ns
TCK clock high phase measured at V_{M} = 1.6 V	t _{тскн}	15.0	—	ns
TCK rise and fall times	t _{TCKR}	—	3.0	ns
Boundary scan input data setup time	t _{BSVKH}	0.0	_	ns
Boundary scan input data hold time	t _{BSXKH}	15.0	_	ns
TCK fall to output data valid	t _{TCKHOV}	—	20.0	ns
TCK fall to output high impedance	t _{TCKHOZ}	—	24.0	ns
TMS, TDI data setup time	t _{TDIVKH}	0.0		ns
TMS, TDI data hold time	t _{TDIXKH}	5.0		ns
TCK fall to TDO data valid		—	10.0	ns
TCK fall to TDO high impedance		—	12.0	ns
TRST assert time		100.0	_	ns
Note: All timings apply to OnCE module data transfers as well as any other transfers via the JTAG port.				

Table 50. JTAG Timing

Figure 38 Shows the Test Clock Input Timing Diagram



Figure 38. Test Clock Input Timing

Figure 39 Shows the boundary scan (JTAG) timing diagram.



Figure 39. Boundary Scan (JTAG) Timing



Figure 40 Shows the test access port timing diagram



Figure 40. Test Access Port Timing

Figure 41 Shows the $\overline{\text{TRST}}$ timing diagram.





3 Hardware Design Considerations

The following sections discuss areas to consider when the MSC8144E device is designed into a system.

3.1 Start-up Sequencing Recommendations

3.1.1 Power-on Sequence

Use the following guidelines for power-on sequencing:

- There are no dependencies in power-on/power-off sequence between V_{DDM3} and V_{DD} supplies.
- There are no dependencies in power-on/power-off sequence between RapidIO supplies: V_{DDSXC}, V_{DDSXP}, V_{DDRIOPLL} and other MSC8144E supplies.
- V_{DDPLL} should be coupled with the V_{DD} power rail with extremely low impedance path.

External voltage applied to any input line must not exceed the related to this port I/O supply by more than 0.6 V at any time, including during power-up. Some designs require pull-up voltages applied to selected input lines during power-up for configuration purposes. This is an acceptable exception to the rule during start-up. However, each such input can draw up to 80 mA per input pin per MSC8144E device in the system during start-up. An assertion of the inputs to the high voltage level before power-up should be with slew rate less than 4V/ns.



The following supplies should rise before any other supplies in any sequence

- V_{DD} and V_{DDPLL} coupled together
- V_{DDM3}

After the above supplies rise to 90% of their nominal value the following I/O supplies may rise in any sequence (see Figure 42):

- V_{DDGE1}
- V_{DDGE2}
- V_{DDIO}
- V_{DDDDR} and MV_{REF} coupled one to another. MV_{REF} should be either at same time or after V_{DDDDR}.
- V_{DDM3IO}
- V_{25M3}



Figure 42. $V_{\text{DDM3}}, V_{\text{DDM3IO}}$ and V_{25M3} Power-on Sequence

- Note: 1. This recommended power sequencing is different from the MSC8122/MSC8126.
 - 2. If no pins that require V_{DDGE1} as a reference supply are used (see Table 1), V_{DDGE1} can be tied to GND.
 - 3. If no pins that require V_{DDGE2} as a reference supply are used (see Table 1), V_{DDGE2} can be tied to GND.
 - 4. If the DDR interface is not used, V_{DDDDR} and MV_{REF} can be tied to GND.
 - 5. If the M3 memory is not used, V_{DDM3} , V_{DDM3IO} , and V_{25M3} can be tied to GND.
 - 6. If the RapidIO interface is not used, V_{DDSX}, V_{DDSXP}, and V_{DDRIOPLL} can be tied to GND.

3.1.2 Start-Up Timing

Section 2.6.1 describes the start-up timing.

3.2 Power Supply Design Considerations

Each PLL supply must have an external RC filter for the V_{DDPLL} input. The filter is a 10 Ω resistor in series with two 2.2 μ F, low ESL (<0.5 nH) and low ESR capacitors. All three PLLs can connect to a single supply voltage source (such as a voltage regulator) as long as the external RC filter is applied to each PLL separately (see Figure 43). For optimal noise filtering, place the circuit as close as possible to its V_{DDPLL} inputs. These traces should be short and direct.



3.4.2 Serial RapidIO Interface Related Pins

3.4.2.1 Serial RapidIO interface Is Not Used

Table 54. Connectivity of Serial RapidIO Interface Related Pins When the RapidIO Interface Is Not Used

Signal Name	Pin Connection
SRIO_IMP_CAL_RX	GND
SRIO_IMP_CAL_TX	GND
SRIO_REF_CLK	GND
SRIO_REF_CLK	GND
SRIO_RXD[0-3]	GND
SRIO_RXD[0-3]	GND
SRIO_TXD[0-3]	NC
SRIO_TXD[0-3]	NC
VDDRIOPLL	GND
GND _{RIOPLL}	GND
GND _{SXP}	GND
GND _{SXC}	GND
V _{DDSXP}	GND
V _{DDSXC}	GND

3.4.2.2 Serial RapidIO Specific Lane Is Not Used

Table 55. Connectivity of Serial RapidIO Related Pins When Specific Lane Is Not Used

Signal Name	Pin Connection
SRIO_IMP_CAL_RX	in use
SRIO_IMP_CAL_TX	in use
SRIO_REF_CLK	in use
SRIO_REF_CLK	in use
SRIO_RXD x	GND _{SXC}
SRIO_RXDx	GND _{SXC}
SRIO_TXDx	NC
SRIO_TXD x	NC
V _{DDRIOPLL}	in use
GND _{RIOPLL}	in use
GND _{SXP}	GND _{SXP}
GND _{SXC}	GND _{SXC}
V _{DDSXP}	1.0 V
V _{DDSXC}	1.0 V
Note: The x indicates the lane number {0,1,2,3} for all unused lan	es.

7 Revision History

Table 66 provides a revision history for this data sheet.

 Table 66. Document Revision History

Revision	Date	Description
0	June. 2007	Initial public release.
1	Sep 2007	 Updated M3 voltage range in Table 3. Changed note in Table 7 for PLL power supplies. DDR voltage designator changed from V_{DD} to V_{DDDDR} in Table 8, Table 10, Section 2.7.4.1, Section 2.7.4.2, and Figure 11. Changed range on I_{OZ} in Table 8 and Table 10. Deleted text before Table 13 and added note 2 to input pin capacitance. Deleted text before Table 14, added a 1 to the note, and added note 1 to input pin capacitance. Deleted text before new Section 2.6.5.1. Added a 1 to the note in Table 15 and added note 1 to input pin capacitance. Deleted text before mew Section 2.6.5.1. Added a 1 to the note in Table 15 and added note 1 to input pin capacitance. Deleted ac voltage rows from Table 16. Added note 1 to input pin capacitance. Deleted text before Table 19. Added clock skew ranges in percent in Table 21. Changed Ny_{REF} to MV_{REF} in Table 26. Changed Ny_{REF} to MV_{REF} in Table 26. Changed Ny_{DD} to V_{DDIO} in Table 36 Updated note 2. Added note 4 to Table 42. Changed t_{TDMSHOX} value. Changed the value of the data to clock out skew in Table 51. Changed the value of the data to clock out skew in Table 51. Changed the head for the JTAG timing section, now Section 2.7.14. Updated JTAG timing for TCK cycle time, TCK high phase, and boundary scan input data hold time in Table 55. Added new Section 3.3 with guidelines for board layout for clock and timing signals. Renumbered subsequent sections.
2	Sep 2007	 Changed leakage current values in Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, and Table 19 from -10 and 10 μa to -30 and 30 μa. Change the minimum value of t_{MDDVKH} in Table 45 from 5 ns to 7 ns. Updated note 1 in Table 45.
3	Oct 2007	Corrected column numbering in Figure 3 and Figure 4.Updated SPI signal names in Table 1.
4	Oct 2007	Updated SPI signal names in Table 1.
5	Dec 2007	 Changed minimum voltage level for V_{DDM3} to 1.213 (1.25 – 3%) in Table 3. Added POS to titles in Section 2.6.6. Added additional signals to titles in Section 2.6.8. Added high and low voltage ranges to Table 19. Added ATM and POS to headings in Section 2.7.11. Changed characteristics to generic input/output in Table 52, Figure 33, and Figure 34. Replaced Sections 2.7.13 and 2.7.14 with new Section 2.7.13. Renumbered subsequent sections, tables, and figures. Added POS to all UTOPIA references in Section 3.4.5.
6	Dec 2007	Changed GCR4 program value to 0x0004C130 in Note 7 in Table 51.
7	Mar 2008	Changed description of Table 16 in Section 2.7.2.
8	Apr 2008	 Added ³ to the PLL supply voltage row in Table 2. Changed the first sentence in Section 3.4.8 to reflect that Table 70 indicates what to do with pins if they are "not" required by the design. Changed the Pin Connection for GPIO[0–31] to GND. Updated ordering information in Section 4. Multiple corrections of minor punctuation errors.