



Welcome to [E-XFL.COM](#)

Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

Details

Product Status	Obsolete
Type	SC3400 Core
Interface	Ethernet, I ² C, SPI, TDM, UART, UTOPIA
Clock Rate	800MHz
Non-Volatile Memory	External
On-Chip RAM	10.5MB
Voltage - I/O	3.30V
Voltage - Core	1.00V
Operating Temperature	0°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc8144esvt800b




Figure 1. MSC8144E Block Diagram




Figure 2. StarCore SC3400 DSP Core Subsystem Block Diagram

1.2 Signal List By Ball Location

Table 1 presents the signal list sorted by ball number. The functionality of multi-functional (multiplexed) pins is separated for each mode. When designing a board, make sure that the reference supply for each signal is appropriately considered. The specified reference supply must be tied to the voltage level specified in this document if any of the related signal functions are used (active).

Table 1. Signal List by Ball Number

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
A2	GND										GND
A3	GE2_RX_ER/PCI_AD31		Ethernet 2				PCI	Ethernet 2			V _{DDGE2}
A4	V _{DDGE2}										V _{DDGE2}
A5	GE2_RX_DV/PCI_AD30		Ethernet 2				PCI	Ethernet 2			V _{DDGE2}
A6	GE2_TD0/PCI_CBE0		Ethernet 2				PCI	Ethernet 2			V _{DDGE2}
A7	SRIO_IMP_CAL_RX										V _{DDSDX}
A8	Reserved ¹										—
A9	Reserved ¹										—
A10	Reserved ¹										—
A11	Reserved ¹										—
A12	SRIO_RXD0										V _{DDSDX}
A13	V _{DDSDX}										V _{DDSDX}
A14	SRIO_RXD1										V _{DDSDX}
A15	V _{DDSDX}										V _{DDSDX}
A16	SRIO_REF_CLK										V _{DDSDX}
A17	V _{DDRIOPLL}										GND _{RIOPLL}
A18	GND _{SXC}										GND _{SXC}
A19	SRIO_RXD2/ GE1_SGMII_RX		SGMII support on SERDES is enabled by Reset Configuration Word								V _{DDSDX}
A20	V _{DDSDX}										V _{DDSDX}
A21	SRIO_RXD3/ GE2_SGMII_RX		SGMII support on SERDES is enabled by Reset Configuration Word								V _{DDSDX}
A22	V _{DDSDX}										V _{DDSDX}
A23	SRIO_IMP_CAL_TX										V _{DDSDXP}
A24	MDQ28										V _{DDDDR}
A25	MDQ29										V _{DDDDR}
A26	MDQ30										V _{DDDDR}
A27	MDQ31										V _{DDDDR}
A28	MDQS3										V _{DDDDR}
B1	Reserved ¹										—
B2	GE2_TD1/PCI_CBE1		Ethernet 2				PCI	Ethernet 2			V _{DDGE2}
B3	GE2_TX_EN/PCI_CBE2		Ethernet 2				PCI	Ethernet 2			V _{DDGE2}
B4	GE_MDIO		Ethernet								V _{DDGE2}
B5	GND										GND
B6	GE_MDC		Ethernet								V _{DDGE2}
B7	GND _{SXC}										GND _{SXC}
B8	Reserved ¹										—
B9	Reserved ¹										—

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
C21	V _{DD} SXP										V _{DD} SXP
C22	SRIO_TXD3/GE2_SGMII_TX		SGMII support on SERDES is enabled by Reset Configuration Word								V _{DD} SXP
C23	V _{DD} SXP										V _{DD} SXP
C24	MDQ26										V _{DD} DDR
C25	MDQ25										V _{DD} DDR
C26	MDM3										V _{DD} DDR
C27	GND										GND
C28	MDQ24										V _{DD} DDR
D1	Reserved ¹										—
D2	GE2_RD1/PCI_AD28		Ethernet 2			PCI		Ethernet 2			V _{DD} GE2
D3	GND										GND
D4	TDM7TDAT/GE2_TD3/PCI_AD3/UTP_TMD		TDM		PCI			Ethernet 2		UTOPIA	V _{DD} GE2
D5	TDM7RDAT/GE2_RD3/PCI_AD1/UTP_STA		TDM		PCI			Ethernet 2		UTOPIA	V _{DD} GE2
D6	GE1_RD0/UTP_RD2/PCI_CBE2		UTOPIA	Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DD} GE1
D7	TDM7TCLK/GE2_TCK/PCI_IDS/UTP_RER		TDM		PCI			Ethernet 2		UTOPIA	V _{DD} GE2
D8	Reserved ¹										—
D9	Reserved ¹										—
D10	Reserved ¹										—
D11	Reserved ¹										—
D12	GND _{SXP}										GND _{SXP}
D13	SRIO_TXD0										V _{DD} SXP
D14	GND _{SXP}										GND _{SXP}
D15	SRIO_TXD1										V _{DD} SXP
D16	V _{DD} SXC										V _{DD} SXC
D17	Reserved ¹										—
D18	Reserved ¹										—
D19	GND _{SXP}										GND _{SXP}
D20	SRIO_TXD2/GE1_SGMII_TX		SGMII support on SERDES is enabled by Reset Configuration Word								V _{DD} SXP
D21	GND _{SXP}										GND _{SXP}
D22	SRIO_TXD3/GE2_SGMII_TX		SGMII support on SERDES is enabled by Reset Configuration Word								V _{DD} SXP
D23	GND _{SXP}										GND _{SXP}
D24	MDQ23										V _{DD} DDR
D25	V _{DD} DDR										V _{DD} DDR
D26	MDQ22										V _{DD} DDR
D27	MDQ21										V _{DD} DDR
D28	MDQS2										V _{DD} DDR
E1	Reserved ¹										—

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
E2	GE1_RX_CLK/UTP_RD6/ PCI_PAR		UTOPIA	Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}
E3	GE1_RD2/UTP_RD4/ PCI_FRAME		UTOPIA	Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}
E4	GE1_RD1/UTP_RD3/ PCI_CBE3		UTOPIA	Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}
E5	GE1_RD3/UTP_RD5/ PCI_IRDY		UTOPIA	Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}
E6	V _{DDGE1}										V _{DDGE1}
E7	GE1_TX_EN/UTP_TD6/ PCI_CBE0		UTOPIA	Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}
E8	Reserved ¹										—
E9	Reserved ¹										—
E10	GND										GND
E11	V _{DD}										V _{DD}
E12	GND										GND
E13	V _{DD}										V _{DD}
E14	GND										GND
E15	V _{DD}										V _{DD}
E16	GND										GND
E17	V _{DD}										V _{DD}
E18	GND										GND
E19	V _{DD}										V _{DD}
E20	GND										GND
E21	V _{DD}										V _{DD}
E22	GND										GND
E23	V _{DDDDR}										V _{DDDDR}
E24	MDQ20										V _{DDDDR}
E25	GND										GND
E26	V _{DDDDR}										V _{DDDDR}
E27	GND										GND
E28	MDQS2										V _{DDDDR}
F1	Reserved ¹										—
F2	GE1_TX_CLK/UTP_RD0/ PCI_AD31		UTOPIA	Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}
F3	V _{DDGE1}										V _{DDGE1}
F4	GE1_TD3/UTP_TD5/ PCI_AD30		UTOPIA	Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}
F5	GE1_TD1/UTP_TD3/ PCI_AD28		UTOPIA	Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}
F6	GND										GND
F7	GE1_TD0/UTP_TD2/ PCI_AD27		UTOPIA	Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}
F8	V _{DDGE1}										V _{DDGE1}
F9	GND										GND

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
J8	V _{DDIO}										V _{DDIO}
J9	V _{DD}										V _{DD}
J10	GND										GND
J11	V _{DD}										V _{DD}
J12	GND										GND
J13	V _{DD}										V _{DD}
J14	GND										GND
J15	GND										GND
J16	GND										GND
J17	V _{DD}										V _{DD}
J18	GND										GND
J19	V _{DD}										V _{DD}
J20	GND										GND
J21	GND										GND
J22	GND										GND
J23	GND										GND
J24	V _{DDDDR}										V _{DDDDR}
J25	GND										GND
J26	V _{DDDDR}										V _{DDDDR}
J27	GND										GND
J28	V _{DDDDR}										V _{DDDDR}
K1	Reserved ¹										—
K2	Reserved ¹										—
K3	Reserved ¹										—
K4	Reserved ¹										—
K5	V _{DDPLL2A}										V _{DDPLL2A}
K6	GND										GND
K7	V _{DDPLL0A}										V _{DDPLL0A}
K8	V _{DDPLL1A}										V _{DDPLL1A}
K9	V _{DD}										V _{DD}
K10	GND										GND
K11	V _{DD}										V _{DD}
K12	GND										GND
K13	V _{DD}										V _{DD}
K14	V _{DD}										V _{DD}
K15	V _{DD}										V _{DD}
K16	V _{DD}										V _{DD}
K17	V _{DD}										V _{DD}
K18	GND										GND
K19	V _{DD}										V _{DD}
K20	GND										GND
K21	V _{DD}										V _{DD}
K22	V _{DDDDR}										V _{DDDDR}

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
K23	MBA2										V _{DDDDR}
K24	MA10										V _{DDDDR}
K25	MA12										V _{DDDDR}
K26	MA14										V _{DDDDR}
K27	MA4										V _{DDDDR}
K28	MV _{REF}										V _{DDDDR}
L1	Reserved ¹										—
L2	CLKOUT										V _{DDIO}
L3	TMR1/UTP_IR/PCI_CBE3/ GPIO17 ^{3, 6}		UTOPIA		TMR/ GPIO	UTOPIA	PCI		UTOPIA		V _{DDIO}
L4	TMR4/PCI_PAR/GPIO20 ^{3, 6} / UTP_REOP		TIMER/GPIO				PCI		TIMER/GPIO		V _{DDIO}
L5	GND										GND
L6	TMR2/PCI_FRAME/ GPIO18 ^{3, 6}		TIMER/GPIO				PCI		TIMER/GPIO	UTOPIA	V _{DDIO}
L7	SCL/GPIO26 ^{3, 4, 6}		I ² C/GPIO								V _{DDIO}
L8	UTXD/GPIO15/IRQ9 ^{3, 6}		UART/GPIO/IRQ								V _{DDIO}
L9	GND										GND
L10	V _{DD}										V _{DD}
L11	GND										GND
L12	V _{DD}										V _{DD}
L13	GND										GND
L14	V _{DD}										V _{DD}
L15	Reserved ¹										GND
L16	V _{DD}										V _{DD}
L17	GND										GND
L18	V _{DD}										V _{DD}
L19	GND										GND
L20	V _{DD}										V _{DD}
L21	GND										GND
L22	GND										GND
L23	MCKE1										V _{DDDDR}
L24	MA1										V _{DDDDR}
L25	V _{DDDDR}										V _{DDDDR}
L26	GND										GND
L27	V _{DDDDR}										V _{DDDDR}
L28	MCK1										V _{DDDDR}
M1	Reserved ¹										—
M2	TRST										V _{DDIO}
M3	EE0										V _{DDIO}
M4	EE1										V _{DDIO}
M5	UTP_RCLK/PCI_AD13		UTOPIA		PCI				UTOPIA		V _{DDIO}
M6	UTP_RADDR0/PCI_AD7		UTOPIA		PCI				UTOPIA		V _{DDIO}
M7	UTP_TD8/PCI_AD30		UTOPIA		PCI				UTOPIA		V _{DDIO}

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
M8	V _{DDIO}										V _{DDIO}
M9	V _{DD}										V _{DD}
M10	GND										GND
M11	V _{DD}										V _{DD}
M12	GND										GND
M13	V _{DD}										V _{DD}
M14	GND										GND
M15	V _{DD}										V _{DD}
M16	GND										GND
M17	V _{DD}										V _{DD}
M18	GND										GND
M19	V _{DD}										V _{DD}
M20	GND										GND
M21	V _{DD}										V _{DD}
M22	V _{DDDDR}										V _{DDDDR}
M23	MCS1										V _{DDDDR}
M24	MA13										V _{DDDDR}
M25	MA2										V _{DDDDR}
M26	MA0										V _{DDDDR}
M27	GND										GND
M28	MCK1										V _{DDDDR}
N1	Reserved ¹										—
N2	V _{DDIO}										V _{DDIO}
N3	TMS										V _{DDIO}
N4	UTP_RD10/PCI_AD14 ⁵		UTOPIA		PCI	UTOPIA					V _{DDIO}
N5	V _{DDIO}		Power								V _{DDIO}
N6	UTP_RADDR1/PCI_AD8		UTOPIA		PCI	UTOPIA					V _{DDIO}
N7	UTP_TD9/PCI_AD31		UTOPIA		PCI	UTOPIA					V _{DDIO}
N8	TMR3/PCI_IRDY/GPIO19 ^{3,6} /UTP_TEOP		TIMER/GPIO				PCI	TIMER/GPIO		UTOPIA	V _{DDIO}
N9	GND										GND
N10	V _{DDM3}										V _{DDM3}
N11	V _{DD}										V _{DD}
N12	V _{DDM3}										V _{DDM3}
N13	V _{DD}										V _{DD}
N14	V _{DDM3}										V _{DDM3}
N15	V _{DD}										V _{DD}
N16	V _{DDM3}										V _{DDM3}
N17	V _{DD}										V _{DD}
N18	V _{DDM3}										V _{DDM3}
N19	V _{DD}										V _{DD}
N20	V _{DDM3}										V _{DDM3}
N21	GND										GND

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
AH17	Reserved ¹										—
AH18	Reserved ¹										—
AH19	Reserved ¹										—
AH20	Reserved ¹										—
AH21	Reserved ¹										—
AH22	Reserved ¹										—
AH23	Reserved ¹										—
AH24	Reserved ¹										—
AH25	Reserved ¹										—
AH26	Reserved ¹										—
AH27	Reserved ¹										—
AH28	Reserved ¹										—
Notes: <ol style="list-style-type: none"> 1. Reserved signals should be disconnected for compatibility with future revisions of the device. 2. For signals with same functionality in all modes the appropriate cells are empty. 3. The choice between GPIO function and other function is by GPIO registers setup. For configuration details, see Chapter 23, GPIO in the <i>MSC8144E Reference Manual</i>. 4. Open-drain signal. 5. Internal 20 KΩ pull-up resistor. 6. For signals with GPIO functionality, the open-drain and internal 20 KΩ pull-up resistor can be configured by GPIO register programming. See Chapter 23, GPIO of the <i>MSC8144E Reference Manual</i> for configuration details. 											

2 Electrical Characteristics

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the *MSC8144E Reference Manual*.

2.1 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a “maximum” value for a specification never occurs in the same device with a “minimum” value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2 describes the maximum electrical ratings for the MSC8144E.

Table 2. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Core supply voltage	V_{dd}	–0.3 to 1.1	V
PLL supply voltage ³	V_{DDPLL0} V_{DDPLL1} V_{DDPLL2}	–0.3 to 1.1	V
M3 memory Internal voltage	V_{DDM3}	–0.3 to 1.32	V
DDR memory supply voltage	V_{DDDDR}	–0.3 to 2.75	V
• DDR mode		–0.3 to 1.98	V
• DDR2 mode			
DDR reference voltage	MV_{REF}	–0.3 to $0.51 \times V_{DDDDR}$	V
Input DDR voltage	V_{INDDR}	–0.3 to $V_{DDDDR} + 0.3$	V
Ethernet 1 I/O voltage	V_{DDGE1}	–0.3 to 3.465	V
Input Ethernet 1 I/O voltage	V_{INGE1}	–0.3 to $V_{DDGE1} + 0.3$	V
Ethernet 2 I/O voltage	V_{DDGE2}	–0.3 to 3.465	V
Input Ethernet 2 I/O voltage	V_{INGE2}	–0.3 to $V_{DDGE2} + 0.3$	V
I/O voltage excluding Ethernet, DDR, M3, and RapidIO lines	V_{DDIO}	–0.3 to 3.465	V
Input I/O voltage	V_{INIO}	–0.3 to $V_{DDIO} + 0.3$	V

2.3 Default Output Driver Characteristics

Table 4 provides information on the characteristics of the output driver strengths.

Table 4. Output Drive Impedance

Driver Type	Output Impedance (Ω)
DDR signal	18
DDR2 signal	18 35 (half strength mode)

2.4 Thermal Characteristics

Table 5 describes thermal characteristics of the MSC8144E for the FC-PBGA packages.

Table 5. Thermal Characteristics for the MSC8144E

Characteristic	Symbol	FC-PBGA 29 × 29 mm ⁵		Unit
		Natural Convection	200 ft/min (1 m/s) airflow	
Junction-to-ambient ^{1, 2}	R _{θJA}	20	15	°C/W
Junction-to-ambient, four-layer board ^{1, 3}	R _{θJA}	15	12	°C/W
Junction-to-board (bottom) ⁴	R _{θJB}	7		°C/W
Junction-to-case ⁵	R _{θJC}	0.8		°C/W
Notes: <ol style="list-style-type: none"> 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance. 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal. 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal. 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measured on the top surface of the board near the package. 5. Thermal resistance between the active surface of the die and the case top surface determined by the cold plate method (MIL SPEC-883 Method 1012.1) with the calculated case temperature. 				

2.5.6 ATM/UTOPIA/POS DC Electrical Characteristics

Table 13. ATM/UTOPIA/POS DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V_{DDIO}	3.135	3.465	V
Input high voltage	V_{IH}	2.0	3.465	V
Input low voltage	V_{IL}	-0.3	0.8	V
Input leakage current, V_{IN} = supply voltage	I_{IN}	-30	30	μA
Signal low input current, $V_{IL} = 0.4 V^1$	I_L	-30	30	μA
Signal high input current, $V_{IH} = 2.4 V^1$	I_H	-30	30	μA
Output high voltage, $I_{OH} = -4 mA$	V_{OH}	2.4	3.465	V
Output low voltage, $I_{OL} = 4 mA$	V_{OL}	—	0.5	V

Notes: 1. Not tested. Guaranteed by design.

2.5.7 SPI DC Electrical Characteristics

Table 14 provides the SPI DC electrical characteristics.

Table 14. SPI DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Input high voltage	V_{IH}	2.0	3.465	V
Input low voltage	V_{IL}	-0.3	0.8	V
Input current	I_{IN}		30	μA
Output high voltage, $I_{OH} = -4.0 mA$	V_{OH}	2.4	—	V
Output low voltage, $I_{OL} = 4.0 mA$	V_{OL}	—	0.5	V

2.5.8 GPIO, UART, TIMER, EE, STOP_BS, I²C, \overline{IRQn} , $\overline{NMI_OUT}$, $\overline{INT_OUT}$, CLKIN, JTAG Ports DC Electrical Characteristics

Table 15. GPIO, UART, Timer, EE, STOP_BS, I²C, \overline{IRQn} , $\overline{NMI_OUT}$, $\overline{INT_OUT}$, CLKIN, and JTAG Port¹ DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V_{DDIO}	3.135	3.465	V
Input high voltage	V_{IH}	2.0	3.465	V
Input low voltage	V_{IL}	-0.3	0.8	V
Input leakage current, V_{IN} = supply voltage	I_{IN}	-30	30	μA
Tri-state (high impedance off state) leakage current, V_{IN} = supply voltage	I_{OZ}	-30	30	μA
Signal low input current, $V_{IL} = 0.4 V^2$	I_L	-30	30	μA
Signal high input current, $V_{IH} = 2.0 V^2$	I_H	-30	30	μA
Output high voltage, $I_{OH} = -2 mA$, except open drain pins	V_{OH}	2.4	3.465	V
Output low voltage, $I_{OL} = 3.2 mA$	V_{OL}	—	0.4	V

Notes: 1. This does not include TDI and TMS, which have internal pullup resistors.
2. Not tested. Guaranteed by design.

Table 19. Timing for a Reset Configuration Write (continued)

No.	Characteristics	Expression	Max	Min	Unit
2	Delay from de-assertion of external $\overline{\text{PORESET}}$ to $\overline{\text{HRESET}}$ deassertion for external pins and hard coded RCW <ul style="list-style-type: none"> 33 MHz \leq CLKIN < 66 MHz 66 MHz \leq CLKIN \leq 133 MHz 	15369/CLKIN 34825/CLKIN	615 528	233 262	μs μs
	Delay from de-assertion of external $\overline{\text{PORESET}}$ to $\overline{\text{HRESET}}$ deassertion for loading RCW the I ² C interface <ul style="list-style-type: none"> 33 MHz \leq CLKIN < 44 MHz 44 MHz \leq CLKIN < 66 MHz 66 MHz \leq CLKIN < 100 MHz 100 MHz \leq CLKIN < 133 MHz 	92545/CLKIN 107435/CLKIN 124208/CLKIN 157880/CLKIN	3702 2441 1882 1579	2103 1627 1242 1187	μs μs μs μs
3	Delay from $\overline{\text{HRESET}}$ deassertion to $\overline{\text{SRESET}}$ deassertion <ul style="list-style-type: none"> REFCLK = 33 MHz to 133 MHz 	16/CLKIN	640	120	ns
Note: Timings are not tested, but are guaranteed by design.					




Figure 7. Timing for a Reset Configuration Write

See also Reset Errata for PLL lock and reset duration.

Table 34. Receiver AC Timing Specifications—3.125 Gbaud

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Differential Input Voltage	V_{IN}	200	1600	mV _{PP}	Measured at receiver
Deterministic Jitter Tolerance	J_D	0.37		UI _{PP}	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	J_{DR}	0.55		UI _{PP}	Measured at receiver
Total Jitter Tolerance	J_T	0.65		UI _{PP}	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 13. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.
Multiple Input Skew	S_{MI}		22	ns	Skew at the receiver input between lanes of a multilane link
Bit Error Rate	BER		10^{-12}		
Unit Interval	UI	320	320	ps	±100 ppm




Figure 13. Single Frequency Sinusoidal Jitter Limits

2.6.5.8 Eye Template Measurements

For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for template measurements is the continuous jitter test pattern (CJPAT) defined in Annex 48A of **IEEE Std. 802.3ae**. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than 10^{-12} . The eye pattern shall be measured with AC coupling and the compliance template centered at 0 Volts differential. The left and right edges of the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be 100 Ω resistive $\pm 5\%$ differential to 2.5 GHz.

2.6.5.9 Jitter Test Measurements

For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter Test Pattern (CJPAT) pattern defined in Annex 48A of **IEEE Std. 802.3ae**. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured with AC coupling and at 0 V differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of **IEEE Std. 802.3ae**.

2.6.5.10 Transmit Jitter

Transmit jitter is measured at the driver output when terminated into a load of 100 Ω resistive $\pm 5\%$ differential to 2.5 GHz.

2.6.5.11 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in **Section 2.6.5.9** and then adjusting the signal amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template shown in Figure 14 and Table 35. Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter specified in Section 8.6 is then added to the signal and the test load is replaced by the receiver being tested.

2.6.6 PCI Timing

This section describes the general AC timing parameters of the PCI bus. Table 36 provides the PCI AC timing specifications.

Table 36. PCI AC Timing Specifications

Parameter	Symbol	33 MHz		66 MHz		Unit
		Min	Max	Min	Max	
Output delay	t_{PCVAL}	2.0	11.0	1.0	6.0	ns
High-Z to Valid Output delay	t_{PCON}	2.0	—	1.0	—	ns
Valid to High-Z Output delay	t_{PCOFF}	—	28	—	14	ns
Input setup	t_{PCSU}	7.0	—	3.0	—	ns
Input hold	t_{PCH}	0	—	0	—	ns

2.6.7 TDM Timing

Table 37. TDM Timing

Characteristic	Symbol	Expression	Min	Max	Units
TDMxRCLK/TDMxTCLK	t_{TDMC}	TC^1	16	—	ns
TDMxRCLK/TDMxTCLK high pulse width	t_{TDMCH}	$(0.5 \pm 0.1) \times TC^4$	7	—	ns
TDMxRCLK/TDMxTCLK low pulse width	t_{TDMCL}	$(0.5 \pm 0.1) \times TC^4$	7	—	ns
TDM receive all input setup time related to TDMxRCLK TDMxTSYN input setup time related to TDMxTCLK in TSO=0 mode	t_{TDMVKH}		3.6	—	ns
TDM receive all input hold time related to TDMxRCLK TDMxTSYN input hold time related to TDMxTCLK in TSO=0 mode	t_{TDMXKH}		1.9	—	ns
TDMxTCLK high to TDMxTDAT output active ²	t_{TDMHDX}		2.5	—	ns
TDMxTCLK high to TDMxTDAT output valid ²	$t_{TDMHDXV}$		—	9.8	ns
All output hold time (except TDMxTSYN) ³	t_{TDMHDX}		2.5	—	ns
TDMxTCLK high to TDMxTDAT output high impedance ²	$t_{TDMHDXZ}$		—	9.8	ns
TDMxTCLK high to TDMxTSYN output valid ²	$t_{TDMSHDXV}$		—	9.25	ns
TDMxTSYN output hold time ³	$t_{TDMSHDX}$		2.0	—	ns
Notes: <ol style="list-style-type: none"> 1. Values are based on a maximum frequency of 62.5 MHz. The TDM interface supports any frequency below 62.5 MHz. 2. Values are based on 20 pF capacitive load. 3. Values are based on 10 pF capacitive load. 4. The expression is for common calculations only. 					

Figure 18 shows the TDM input AC timing.




Figure 18. TDM Inputs Signals

Note: For some TDM modes, receive data and receive sync are input on other pins. This timing is also valid for them. See the *MSC8144E Reference Manual*.

Figure 19 shows TDMxTSYN AC timing in TSO=0 mode.




Figure 19. TDMxTSYN in TSO=0 mode

Figure 20 shows the TDM Output AC timing

Figure 26 provides the AC test load.




Figure 26. AC Test Load

Figure 27 shows the MII receive AC timing diagram.




Figure 27. MII Receive AC Timing

2.6.10.4 RMII Transmit and Receive AC Timing Specifications

Table 43 provides the RMII transmit and receive AC timing specifications.

Table 43. RMII Transmit and Receive AC Timing Specifications

Parameter/Condition	Symbol ¹	Min	Max	Unit
REF_CLK duty cycle	t_{RMXH}/t_{RMX}	35	65	%
REF_CLK to RMII data TXD[1–0], TX_EN delay	$t_{RMTKHDX}$	2	10	ns
RXD[1–0], CRS_DV, RX_ER setup time to REF_CLK	$t_{RMRDVKH}$	4.0	—	ns
RXD[1–0], CRS_DV, RX_ER hold time to REF_CLK	$t_{RMRDXKH}$	2.0	—	ns
REF_CLK data clock rise	t_{RMXR}	1.0	4.0	ns
REF_CLK data clock fall	t_{RMXF}	1.0	4.0	ns
Typical REF_CLK clock period (t_{RMX}) is 20 ns				
Notes: 1. Typical REF_CLK clock period (t_{RMX}) is 20 ns 2. Program GCR4 as 0x00001405				

2.6.11 ATM/UTOPIA/POS Timing

Table 47 provides the ATM/UTOPIA/POS input and output AC timing specifications.

Table 47. ATM/UTOPIA/POS AC Timing (External Clock) Specifications

Characteristic	Symbol	Min	Max	Unit
Outputs—External clock delay	t_{UEKHOV}	1	9	ns
Outputs—External clock High Impedance ¹	t_{UEKHOX}	1	9	ns
Inputs—External clock input setup time	t_{UEIVKH}	4		ns
Inputs—External clock input hold time	t_{UEIXKH}	1		ns
Notes: 1. Not tested. Guaranteed by design. 2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin. Although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.				

Figure 32 provides the AC test load for the ATM/UTOPIA/POS.




Figure 32. ATM/UTOPIA/POS AC Test Load

Figure 33 shows the ATM/UTOPIA/UTOPIA timing with external clock.




Figure 33. ATM/UTOPIA/POS AC Timing (External Clock)

2.6.12 SPI Timing

Table 48 lists the SPI input and output AC timing specifications.

Table 48. SPI AC Timing Specifications ¹

Characteristic	Symbol ²	Min	Max	Unit
SPI outputs valid—Master mode (internal clock) delay	t_{NIKHOV}		6	ns
SPI outputs hold—Master mode (internal clock) delay	t_{NIKHOX}	0.5		ns
SPI outputs valid—Slave mode (external clock) delay	t_{NEKHOV}		8	ns
SPI outputs hold—Slave mode (external clock) delay	t_{NEKHOX}	2		ns
SPI inputs—Master mode (internal clock) input setup time	t_{NIIVKH}	4		ns
SPI inputs—Master mode (internal clock) input hold time	t_{NIIXKH}	0		ns
SPI inputs—Slave mode (external clock) input setup time	t_{NEIVKH}	4		ns
SPI inputs—Slave mode (external clock) input hold time	t_{NEIXKH}	2		ns

Notes:

- Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.
- The symbols for timing specifications follow the pattern of $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)\ (reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).

Figure 34 provides the AC test load for the SPI.





Figure 34. SPI AC Test Load

Figure 35 and Figure 36 represent the AC timings from Table 48. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 35 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 35. SPI AC Timing in Slave Mode (External Clock)

Figure 36 shows the SPI timings in master mode (internal clock).

3.4.7 PCI Related Pins

Table 64 lists the board connections of the pins when PCI is not used. Table 64 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 64. Connectivity of PCI Related Pins When PCI Is Not Used

Signal Name	Pin Connection
PCI_AD[0–31]	GND
PCI_CBE[0–3]	GND
PCI_CLK_IN	GND
PCI_DEVSEL	V _{DDIO}
PCI_FRAME	V _{DDIO}
PCI_GNT	V _{DDIO}
PCI_IDS	GND
PCI_IRDY	V _{DDIO}
PCI_PAR	GND
PCI_PERR	V _{DDIO}
PCI_REQ	NC
PCI_SERR	V _{DDIO}
PCI_STOP	V _{DDIO}
PCI_TRDY	V _{DDIO}
V _{DDIO}	3.3 V

3.4.8 Miscellaneous Pins

Table 65 lists the board connections for the pins if they are not required by the system design. Table 65 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 65. Connectivity of Individual Pins When They Are Not Required

Signal Name	Pin Connection
CLKOUT	NC
EE0	GND
EE1	NC
GPIO[0–31]	GND
SCL	See the GPIO connectivity guidelines in this table.
SDA	See the GPIO connectivity guidelines in this table.
INT_OUT	NC
IRQ[0–15]	See the GPIO connectivity guidelines in this table.
NMI	V _{DDIO}
NMI_OUT	NC
RC[0–16]	GND
RC_LDF	NC
STOP_BS	GND

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 010 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
+1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale, the Freescale logo, CodeWarrior, and StarCore are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. QIICC Engine is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

2007–2010 Freescale Semiconductor, Inc.