NXP USA Inc. - MSC8144ETVT1000B Datasheet





Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Obsolete
Туре	SC3400 Core
Interface	Ethernet, I ² C, SPI, TDM, UART, UTOPIA
Clock Rate	1GHz
Non-Volatile Memory	External
On-Chip RAM	10.5MB
Voltage - I/O	3.30V
Voltage - Core	1.00V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc8144etvt1000b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Figure 1. MSC8144E Block Diagram



Figure 2. StarCore SC3400 DSP Core Subsystem Block Diagram



		Power-	I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
B10	Reserved ¹										—
B11	Reserved ¹										—
B12	SRIO_RXD0										V _{DDSXC}
B13	GND _{SXC}										GND _{SXC}
B14	SRIO_RXD1										V _{DDSXC}
B15	GND _{SXC}										GND _{SXC}
B16	SRIO_REF_CLK										V _{DDSXC}
B17	Reserved ¹										—
B18	V _{DDSXC}										V _{DDSXC}
B19	SRIO_RXD2/ GE1_SGMII_RX		SGI	SGMII support on SERDES is enabled by Reset Configuration Word						/ord	V _{DDSXC}
B20	GND _{SXC}										GND _{SXC}
B21	SRIO_RXD3/ GE2_SGMII_RX		SGI	VII suppo	rt on SER	DES is en	abled by F	Reset Con	figuration W	/ord	V _{DDSXC}
B22	GND _{SXC}										GND _{SXC}
B23	GND _{SXP}										GND _{SXP}
B24	MDQ27										V _{DDDDR}
B25	V _{DDDDR}										V _{DDDDR}
B26	GND										GND
B27	V _{DDDDR}										V _{DDDDR}
B28	MDQS3										V _{DDDDR}
C1	Reserved ¹										—
C2	GE2_RX_CLK/PCI_AD29			Ether	met 2		PCI		Ethernet 2		V _{DDGE2}
C3	V _{DDGE2}										V _{DDGE2}
C4	TDM7RSYN/GE2_TD2/ PCI_AD2/UTP_TER		TC	M		PCI		Ethe	ernet 2	UTOPIA	V _{DDGE2}
C5	TDM7RCLK/GE2_RD2/ PCI_AD0/UTP_RVL		TC	M		PCI		Ethe	ernet 2	UTOPIA	V _{DDGE2}
C6	V _{DDGE2}										V _{DDGE2}
C7	GE2_RD0/PCI_AD27			Ethei	met 2		PCI		Ethernet 2	•	V _{DDGE2}
C8	Reserved ¹										—
C9	Reserved ¹										—
C10	Reserved ¹										—
C11	Reserved ¹										—
C12	V _{DDSXP}										V _{DDSXP}
C13	SRIO_TXD0										V _{DDSXP}
C14	V _{DDSXP}										V _{DDSXP}
C15	SRIO_TXD1										V _{DDSXP}
C16	GND _{SXC}										GND _{SXC}
C17	GND _{RIOPLL}										GND _{RIOPLL}
C18	Reserved ¹										
C19	V _{DDSXP}										V _{DDSXP}
C20	SRIO_TXD2/GE1_SGMII_T		SGI	VII suppo	rt on SER	DES is en	abled by F	Reset Con	figuration W	/ord	V _{DDSXP}

Table 1. Signal List by Ball Number (continued)



		Power-	I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
R7	V _{DDIO}										V _{DDIO}
R8	PCI_REQ					F	PCI				V _{DDIO}
R9	GND										GND
R10	GND										GND
R11	GND										GND
R12	GND										GND
R13	GND										GND
R14	GND										GND
R15	GND										GND
R16	GND										GND
R17	GND										GND
R18	GND										GND
R19	GND										GND
R20	GND										GND
R21	GND										GND
R22	GND										GND
R23	MODT0										V _{DDDDR}
R24	MDIC1										V _{DDDDR}
R25	MDIC0										V _{DDDDR}
R26	MCAS										V _{DDDDR}
R27	MWE										V _{DDDDR}
R28	MCK2										V _{DDDDR}
T1	Reserved ¹										—
T2	UTP_RPRTY/PCI_AD21		UTC	PIA	PCI			UTOPIA			V _{DDIO}
Т3	UTP_RD13/PCI_AD17		UTC	PIA	PCI			UTOPIA			V _{DDIO}
T4	V _{DDIO}										V _{DDIO}
T5	UTP_RD14/PCI_AD18		UTC	PIA	PCI			UTOPIA			V _{DDIO}
T6	UTP_RD15/PCI_AD19		UTC	PIA	PCI			UTOPIA			V _{DDIO}
T7	PCI_TRDY					F	PCI				V _{DDIO}
Т8	PCI_DEVSEL/GPIO31/ IRQ3 ^{3, 6}		GPIC)/IRQ		PCI			GPIO/IRQ		V _{DDIO}
Т9	GND										GND
T10	GND										GND
T11	GND										GND
T12	GND										GND
T13	GND										GND
T14	GND										GND
T15	GND										GND
T16	GND										GND
T17	GND										GND
T18	GND										GND
T19	GND										GND
T20	GND										GND

Table 1. Signal List by Ball Number (continued)



		Power-		I/O Multiplexing Mode ²							
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
V8	V _{DDIO}										V _{DDIO}
V9	Reserved ¹										V _{DDIO}
V10	GND										GND
V11	V _{DDM3}										V _{DDM3}
V12	GND										GND
V13	V _{DDM3}										V _{DDM3}
V14	GND										GND
V15	V _{DDM3}										V _{DDM3}
V16	GND										GND
V17	V _{DDM3}										V _{DDM3}
V18	GND										GND
V19	V _{DDM3}										V _{DDM3}
V20	GND										GND
V21	GND										GND
V22	V _{DDDDR}										V _{DDDDR}
V23	MDQ2										V _{DDDDR}
V24	V _{DDDDR}										V _{DDDDR}
V25	MDQ6										V _{DDDDR}
V26	GND										GND
V27	V _{DDDDR}										V _{DDDDR}
V28	MDQS0										V _{DDDDR}
W1	Reserved ¹										—
W2	UTP_TD12/PCI_CBE2		UTC	PIA	PCI			UTOPIA			V _{DDIO}
W3	UTP_TD11/PCI_CBE1		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
W4	V _{DDIO}										V _{DDIO}
W5	GND										GND
W6	UTP_TD15/PCI_IRDY		UTC	PIA	PCI			UTOPIA			V _{DDIO}
W7	UTP_TD0/PCI_SERR		UTC	OPIA	P	CI		UT	OPIA		V _{DDIO}
W8	UTP_RSOC/PCI_AD22		UTC	PIA	PCI			UTOPIA			V _{DDIO}
W9	Reserved ¹										V _{DDIO}
W10	V _{DDM3}										V _{DDM3}
W11	GND										GND
W12	V _{25M3}										V _{25M3}
W13	GND										GND
W14	V _{DDM3}										V _{DDM3}
W15	V _{25M3}										V _{25M3}
W16	V _{DDM3}										V _{DDM3}
W17	GND										GND
W18	V _{25M3}										V _{25M3}
W19	GND										GND
W20	V _{DDM3}										V _{DDM3}
W21	GND										GND
W22	GND										GND

Table 1. Signal List by Ball Number (continued)



		Power-		- I/O Multiplexing Mode ²							
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AA7	TDM4TCLK/PCI_AD10			TDM		P	CI		TDM		V _{DDIO}
AA8	TDM4TDAT/PCI_AD11			TDM		P	CI		TDM		V _{DDIO}
AA9	V _{DDIO}										V _{DDIO}
AA10	V _{DDM3}										V _{DDM3}
AA11	GND										GND
AA12	V _{DDM3}										V _{DDM3}
AA13	GND										GND
AA14	V _{DDM3}										V _{DDM3}
AA15	GND										GND
AA16	V _{DDM3}										V _{DDM3}
AA17	GND										GND
AA18	V _{DDM3}										V _{DDM3}
AA19	GND										GND
AA20	V _{DDM3}										V _{DDM3}
AA21	GND										GND
AA22	GND										GND
AA23	MDQ15										V _{DDDDR}
AA24	MDQ14										V _{DDDDR}
AA25	MDM1										V _{DDDDR}
AA26	MDQ12										V _{DDDDR}
AA27	MDQS1										V _{DDDDR}
AA28	MDQS1										V _{DDDDR}
AB1	Reserved ¹										-
AB2	UTP_TSOC/RC15	RC15				UT	OPIA				V _{DDIO}
AB3	V _{DDIO}										V _{DDIO}
AB4	TDM6RDAT/PCI_AD20/ GPIO5/IRQ11 ^{3, 6}		TD	M/GPIO/ I	RQ	P	CI	TC)m/gpio/ if	RQ	V _{DDIO}
AB5	TDM5RDAT/PCI_AD14/ GPIO9 ^{3, 6}		٦	TDM/GPIC)	P	CI		TDM/GPIO		V _{DDIO}
AB6	TDM6TSYN/PCI_AD24/ GPIO8/ IRQ14 ^{3, 6}		TD	M/GPIO/I	RQ	P	CI	T	DM/GPIO/IF	RQ	V _{DDIO}
AB7	TDM6RCLK/PCI_AD19/ GPIO4/IRQ10 ^{3, 6}		TD	M/GPIO/I	RQ	P	CI	T	DM/GPIO/IF	RQ	V _{DDIO}
AB8	TDM4RSYN/PCI_AD9			TDM		P	CI		TDM		V _{DDIO}
AB9	TDM4RDAT/PCI_AD8			TDM		P	CI		TDM		V _{DDIO}
AB10	GND										GND
AB11	V _{DDM3}										V _{DDM3}
AB12	GND										GND
AB13	V _{DDM3}										V _{DDM3}
AB14	GND										GND
AB15	V _{DDM3}										V _{DDM3}
AB16	GND	1									GND
AB17	V _{DDM3}										V _{DDM3}
AB18	GND										GND

Table 1. Signal List by Ball Number (continued)



		Power-	I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AG4	TDM0RSYN/RCW_SRC0	RCW_ SRC0		TDM							
AG5	TDMORCLK			TDM							
AG6	TDM0TDAT/RCW_SRC1	RCW_ SRC1				Т	DM				V _{DDIO}
AG7	TDM2TSYN/RC7	RC7				Т	DM				V _{DDIO}
AG8	TDM2RCLK					Т	DM				V _{DDIO}
AG9	TDM2RSYN/RC5	RC5				Т	DM				V _{DDIO}
AG10	GPIO24/IRQ6 ^{3, 6} /SPISEL					GPIO/	IRQ/SPI				V _{DDIO}
AG11	GPIO23/IRQ5 ^{3, 6} /SPIMISO					GPIO/	IRQ/SPI				V _{DDIO}
AG12	Reserved ¹										_
AG13	GND										GND
AG14	GND										GND
AG15	GND										GND
AG16	GND										GND
AG17	Reserved ¹										_
AG18	Reserved ¹										_
AG19	GND										GND
AG20	GND										GND
AG21											VDDM3IO
AG22	GND										GND
AG23	GND										GND
AG24	GND										GND
AG25	V _{DDDDR}										V _{DDDDR}
AG26	GND										GND
AG27	V _{DDDDR}										V _{DDDDR}
AG28	GND										GND
AH1	Reserved ¹										_
AH2	Reserved ¹										_
AH3	Reserved ¹										_
AH4	Reserved ¹										_
AH5	Reserved ¹										_
AH6	Reserved ¹										_
AH7	Reserved ¹										_
AH8	Reserved ¹										_
AH9	Reserved ¹										_
AH10	Reserved ¹										_
AH11	Reserved ¹										_
AH12	Reserved ¹										_
AH13	Reserved ¹										_
AH14	Reserved ¹										_
AH15	Reserved ¹										_
AH16	Reserved ¹										_

Table 1. Signal List by Ball Number (continued)



rical Characteristics

2.5.2.2 Spread Spectrum Clock

SRIO_REF_CLK/ SRIO_REF_CLK is designed to work with a spread spectrum clock (0 to 0.5% spreading at 3033 kHz rate is allowed), assuming both ends have same reference clock. For better results use a source without significant unintended modulation.

2.5.3 PCI DC Electrical Characteristics

Table 9. PCI DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V _{DDPCI}	3.135	3.465	V
Input high voltage	V _{IH}	$0.5 imes V_{DDPCI}$	3.465	V
Input low voltage	V _{IL}	-0.5	$0.3 \times V_{\text{DDPCI}}$	V
Input Pull-up voltage ²	V _{IPU}	$0.7 imes V_{DDPCI}$		
Input leakage current, 0 <v<sub>IN <v<sub>DDPCI</v<sub></v<sub>	I _{IN}	-30	30	μA
Tri-state (high impedance off state) leakage current, 0 <v<sub>IN <v<sub>DDPCI</v<sub></v<sub>	I _{OZ}	-30	30	μΑ
Signal low input current, $V_{IL} = 0.4 V^1$	١ _L	-30	30	μΑ
Signal high input current, $V_{IH} = 2.0 V^1$	Ι _Η	-30	30	μΑ
Output high voltage, $I_{OH} = -0.5$ mA, except open drain pins	V _{OH}	$0.9 \times V_{DDPCI}$	—	V
Output low voltage, I _{OL} = 1.5 mA	V _{OL}	—	$0.1 imes V_{DDPCI}$	V
Input Pin Capacitance ²	C _{IN}		10	pF
Notes: 1. Not tested. Guaranteed by design.				

2.5.4 TDM DC Electrical Characteristics

Table 10. TDM DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
Supply voltage 3.3 V	V _{DDTDM}	3.135	3.465	V
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input leakage current 0 <v<sub>IN <v<sub>DDTDM</v<sub></v<sub>	I _{IN}	-30	30	μΑ
Tri-state (high impedance off state) leakage current	I _{OZ}	-30	30	μA
Output high voltage, $I_{OH} = -1.6 \text{ mA}$	V _{OH}	2.4	—	V
Output low voltage, I _{OL} = 0.4mA	V _{OL}	—	0.4	V

2.5.5 Ethernet DC Electrical Characteristics

2.5.5.1 MII, SMII and RMII DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V _{DDGE1} V _{DDGE2}	3.135	3.465	V
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μA
Signal low input current, V _{IL} = 0.4 V ¹	ΙL	-30	30	μΑ
Signal high input current, V _{IH} = 2.4 V ¹	Ι _Η	-30	30	μΑ
Output high voltage, I _{OH} = -4 mA	V _{OH}	2.4	3.465	V
Output low voltage, I _{OL} = 4mA	V _{OL}	_	0.4	V
Input Pin Capacitance ¹	C _{IN}		8	pF
Note: 1. Not tested. Guaranteed by design.	•			•

Table 11. MII, SMII and RMII DC Electrical Characteristics

2.5.5.2 RGMII DC Electrical Characteristics

Table 12. RGMII DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
Supply voltage 2.5 V	V _{DDGE1} V _{DDGE2}	2.375	2.625	V
Input high voltage	V _{IH}	1.7	2.625	V
Input low voltage	V _{IL}	-0.3	0.7	V
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μA
Output high voltage, I _{OH} = -1 mA	V _{OH}	2.0	2.625	V
Output low voltage, I _{OL} = 1 mA	V _{OL}	—	0.4	V
Input Pin Capacitance ¹	C _{IN}		8	pF
Note: 1. Not tested. Guaranteed by design.				



rical Characteristics

Figure 10 provides the AC test load for the DDR bus.



Figure 10. DDR AC Test Load

2.6.5 Serial RapidIO Timing and SGMII Timing

2.6.5.1 AC Requirements for SRIO_REF_CLK and SRIO_REF_CLK

Table 24 lists AC signal specifications.

Table 24. SDn_REF	_CLK and SD <i>n</i> _R	EF_CLK AC Signal	Specifications

Parameter Description	Symbol	Min	Typical	Max	Units	Comments
REFCLK cycle time	t _{REF}	_	10 (8, 6.4)		ns	8 ns applies only to serial RapidIO system with 125-MHz reference clock. 6.4 ns applies only to serial RapidIO systems with a 156.25 MHz reference clock. Note: SGMII uses the 8 ns (125 MHz) value only.

2.6.5.2 Signal Definitions

LP-Serial links use differential signaling. This section defines terms used in the description and specification of differential signals. Figure 11 shows how the signals are defined. The figure shows waveforms for either a transmitter output (TD and $\overline{\text{TD}}$) or a receiver input (RD and $\overline{\text{RD}}$). Each signal swings between voltage levels A and B, where A > B.



Figure 11. Differential V_{PP} of Transmitter or Receiver

Note: This explanation uses generic TD/TD/RD/RD signal names. These correspond to SRIO_TXD/SRIO_TXD/SRIO_RXD/SRIO_RXD respectively.



Electrical Characteristics

Chanastanistia	Complete	Range		11	Notes	
Characteristic	Symbol	Min	Min Max			
Output Voltage	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair	
Differential Output Voltage	V _{DIFFPP}	800	1600	mV _{PP}		
Deterministic Jitter	J _D		0.17	UI _{PP}		
Total Jitter	J _T		0.35	UI _{PP}		
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link	
Unit Interval	UI	400	400	ps	±100 ppm	

Table 29. Long Run Transmitter AC Timing Specifications—2.5 GBaud

Table 30. Long Run Transmitter AC Timing Specifications—3.125 GBaud

Characteristic	0	Range		11	Natas	
Characteristic	Symbol	Min	Max	Unit	NOTES	
Output Voltage	Vo	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair	
Differential Output Voltage	V _{DIFFPP}	800	1600	mV _{PP}		
Deterministic Jitter	J _D		0.17	UI _{PP}		
Total Jitter	J _T		0.35	UI _{PP}		
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link	
Unit Interval	UI	320	320	ps	±100 ppm	

For each baud rate at which an LP-Serial transmitter is specified to operate, the output eye pattern of the transmitter shall fall entirely within the unshaded portion of the transmitter output compliance mask shown in Figure 12 with the parameters specified in Table 31 when measured at the output pins of the device and the device is driving a $100 \Omega \pm 5\%$ differential resistive load. The output eye pattern of an LP-Serial transmitter that implements pre-emphasis (to equalize the link and reduce inter-symbol interference) need only comply with the transmitter output compliance mask when pre-emphasis is disabled or minimized.

rical Characteristics

		Range		11		
Characteristic	Symbol	Min	Max	Unit	Notes	
Differential Input Voltage	V _{IN}	200	1600	mV _{PP}	Measured at receiver	
Deterministic Jitter Tolerance	J _D	0.37		UI _{PP}	Measured at receiver	
Combined Deterministic and Random Jitter Tolerance	J _{DR}	0.55		UI _{PP}	Measured at receiver	
Total Jitter Tolerance	JT	0.65		UI _{PP}	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 13. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.	
Multiple Input Skew	S _{MI}		22	ns	Skew at the receiver input between lanes of a multilane link	
Bit Error Rate	BER		10 ⁻¹²			
Unit Interval	UI	320	320	ps	±100 ppm	





Figure 13. Single Frequency Sinusoidal Jitter Limits



Electrical Characteristics

Table 36. PCI AC Timing Specifications (continued)

Parameter		Symbol	33 MHz		66 MHz		Unit	
		Symbol	Min	Max	Min	Мах	Unit	
Notes:	1. 2.	See the timing measurement conditions in the <i>PCI 2.2 Local Bus Specifications</i> . All PCI signals are measured from $0.5 \times V_{DDIO}$ of the rising edge of PCI_CLK_IN to $0.4 \times V_{DDIO}$ of the signal in question for 3.3-V PCI signaling levels.						
	3. 4. 5.	For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification. Input timings are measured at the pin. The reset assertion timing requirement for HRESET is in Table 19 and Figure 7						

Figure 15 provides the AC test load for the PCI.



Figure 15. PCI AC Test Load

Figure 16 shows the PCI input AC timing conditions.



Figure 16. PCI Input AC Timing Measurement Conditions

Figure 17 shows the PCI output AC timing conditions.



Figure 17. PCI Output AC Timing Measurement Condition



2.6.9 Timer Timing

Characteristics	Symbol	Min	Unit
TIMERx frequency	T _{TMREFCLK}	10.0	ns
TIMERx Input high phase	T _{TMCH}	4.0	ns
TIMERx Output low phase	T _{TMCL}	4.0	ns

Table 39. Timer Timing

Figure 23 shows the timer input AC timing



Figure 23. Timer Timing

2.6.10 Ethernet Timing

This section describes the AC electrical characteristics for the Ethernet interface.

There are programmable delay units (PDU) that should be programmed differently for each Interface to meet timing. There is a general configuration register 4 (GCR4) used to configure the timing. For additional information, see the *MSC8144E Reference Manual*.

2.6.10.1 Management Interface Timing

		Characteristics	Symbol	Min	Max	Unit
ETHMD	C to E	THMDIO delay ²	t _{MDKHDX}	10	70	ns
ETHMDIO to ETHMDC rising edge setup time			t _{mddvkh}	7	—	ns
ETHMDC rising edge to ETHMDIO hold time			t _{MDDXKH}	0	—	ns
 Program the ETHMDC frequency (f_{MDC}) to a maximum value of 2.5 MHz (400 ns period for t_{MDC}). The value depends on the source clock and configuration of MIIMCFG[MCS] and UPSMR[MDCP]. For example, for a source clock of 400 MHz, to achieve f_{MDC} = 2.5 MHz, program MIIMCFG[MCS] = 0x4 and UPSMR[MDCP] = 0. See the <i>MSC8144E Reference Manual</i> for configuration details. 						

2. The value depends on the source clock. For example, for a source clock of 267 MHz, the delay is 70 ns. For a source clock of 333 MHz, the delay is 58 ns.



Figure 40 Shows the test access port timing diagram



Figure 40. Test Access Port Timing

Figure 41 Shows the $\overline{\text{TRST}}$ timing diagram.





3 Hardware Design Considerations

The following sections discuss areas to consider when the MSC8144E device is designed into a system.

3.1 Start-up Sequencing Recommendations

3.1.1 Power-on Sequence

Use the following guidelines for power-on sequencing:

- There are no dependencies in power-on/power-off sequence between V_{DDM3} and V_{DD} supplies.
- There are no dependencies in power-on/power-off sequence between RapidIO supplies: V_{DDSXC}, V_{DDSXP}, V_{DDRIOPLL} and other MSC8144E supplies.
- V_{DDPLL} should be coupled with the V_{DD} power rail with extremely low impedance path.

External voltage applied to any input line must not exceed the related to this port I/O supply by more than 0.6 V at any time, including during power-up. Some designs require pull-up voltages applied to selected input lines during power-up for configuration purposes. This is an acceptable exception to the rule during start-up. However, each such input can draw up to 80 mA per input pin per MSC8144E device in the system during start-up. An assertion of the inputs to the high voltage level before power-up should be with slew rate less than 4V/ns.





Figure 43. PLL Supplies

3.3 Clock and Timing Signal Board Layout Considerations

When laying out the system board, use the following guidelines:

- Keep clock and timing signal paths as short as possible and route with 50 Ω impedance.
- Use a serial termination resistor placed close to the clock buffer to minimize signal reflection. Use the following equation to compute the resistor value:

```
Rterm = Rim - Rbuf
```

where Rim = trace characteristic impedance

Rbuf = clock buffer internal impedance.

Note: See MSC8144 CLKIN and PCI_CLK_IN Board Layout (AN3440) for an example layout.

3.4 Connectivity Guidelines

Note: Although the package actually uses a ball grid array, the more conventional term pin is used to denote signal connections in this discussion.

First, select the pin multiplexing mode to allocate the required I/O signals. Then use the guidelines presented in the following subsections for board design and connections. The following conventions are used in describing the connectivity requirements:

- 1. GND indicates using a 10 k Ω pull-down resistor (recommended) or a direct connection to the ground plane. Direct connections to the ground plane may yield DC current up to 50mA through the I/O supply that adds to overall power consumption.
- 2. V_{DD} indicates using a 10 k Ω pull-up resistor (recommended) or a direct connection to the appropriate power supply. Direct connections to the supply may yield DC current up to 50mA through the I/O supply that adds to overall power consumption.
- 3. Mandatory use of a pull-up or pull-down resistor it is clearly indicated as "pull-up/pull-down".



- 4. NC indicates "not connected" and means do not connect anything to the pin.
- 5. The phrase "in use" indicates a typical pin connection for the required function.
- **Note:** Please see recommendations #1 and #2 as mandatory pull-down or pull-up connection for unused pins in case of subset interface connection.

3.4.1 DDR Memory Related Pins

This section discusses the various scenarios that can be used with DDR1 and DDR2 memory.

Note: For information about unused differential/non-differential pins in DDR1/DDR2 modes (that is, unused negative lines of strobes in DDR1), please refer to Table 51.

3.4.1.1 DDR Interface Is Not Used

Table 51. Connectivity of DDR Related Pins When the DDR Interface Is Not Used

Signal Name	Pin Connection		
MDQ[0-31]	NC		
MDQS[0-3]	NC		
MDQS[0-3]	NC		
MA[0-15]	NC		
MCK[0-2]	NC		
MCK[0-2]	NC		
MCS[0-1]	NC		
MDM[0-3]	NC		
MBA[0-2]	NC		
MCAS	NC		
MCKE[0-1]	NC		
MODT[0-1]	NC		
MDIC[0-1]	NC		
MRAS	NC		
MWE	NC		
MECC[0-7]	NC		
ECC_MDM	NC		
ECC_MDQS	NC		
ECC_MDQS	NC		
MV _{REF}	GND		
V _{DDDDR}	GND		
Note: If the DDR controller is not used, disable the internal DDR c Register (SCCR[CLK!11DIS]). See Chapter 7 , <i>Clocks</i> , in th	lock by writing a 1 to the CLK11DIS bit in the System Clock Control e MSC8144E Reference Manual for details.		



ware Design Considerations

3.4.1.2 16-Bit DDR Memory Only

Table 52 lists unused pin connection when using 16-bit DDR memory. The 16 most significant data lines are not used.

Signal Name	Pin connection
MDQ[0-15]	in use
MDQ[16-31]	pull-up to V _{DDDDR}
MDQS[0-1]	in use
MDQS[2-3]	pull-down to GND
MDQS[0-1]	in use
MDQS[2-3]	pull-up to V _{DDDDR}
MA[0-15]	in use
MCK[0-2]	in use
MCK[0-2]	in use
MCS[0-1]	in use
MDM[0-1]	in use
MDM[2-3]	NC
MBA[0-2]	in use
MCAS	in use
MCKE[0-1]	in use
MODT[0-1]	in use
MDIC[0-1]	in use
MRAS	in use
MWE	in use
MV _{REF}	1/2*V _{DDDDR}
V _{DDDDR}	2.5 V or 1.8 V

Table 52. Connectivity of DDR Related Pins When Using 16-bit DDR Memory Only

3.4.1.3 ECC Unused Pin Connections

When the error code corrected mechanism is not used in any 32- or 16-bit DDR configuration, refer to Table 53 to determine the correct pin connections.

Table 53.	Connectivit	v of	Unused	ECC	Mechanism	Pins
		,				

Signal Name	Pin connection
MECC[0-7]	pull-up to V _{DDDDR}
ECC_MDM	NC
ECC_MDQS	pull-down to GND
ECC_MDQS	pull-up to V _{DDDDR}



3.4.2 Serial RapidIO Interface Related Pins

3.4.2.1 Serial RapidIO interface Is Not Used

Table 54. Connectivity of Serial RapidIO Interface Related Pins When the RapidIO Interface Is Not Used

Signal Name	Pin Connection
SRIO_IMP_CAL_RX	GND
SRIO_IMP_CAL_TX	GND
SRIO_REF_CLK	GND
SRIO_REF_CLK	GND
SRIO_RXD[0-3]	GND
SRIO_RXD[0-3]	GND
SRIO_TXD[0-3]	NC
SRIO_TXD[0-3]	NC
VDDRIOPLL	GND
GND _{RIOPLL}	GND
GND _{SXP}	GND
GND _{SXC}	GND
V _{DDSXP}	GND
V _{DDSXC}	GND

3.4.2.2 Serial RapidIO Specific Lane Is Not Used

Table 55. Connectivity of Serial RapidIO Related Pins When Specific Lane Is Not Used

Signal Name	Pin Connection					
SRIO_IMP_CAL_RX	in use					
SRIO_IMP_CAL_TX	in use					
SRIO_REF_CLK	in use					
SRIO_REF_CLK	in use					
SRIO_RXD x	GND _{SXC}					
SRIO_RXDx	GND _{SXC}					
SRIO_TXDx	NC					
SRIO_TXD x	NC					
V _{DDRIOPLL}	in use					
GND _{RIOPLL}	in use					
GND _{SXP}	GND _{SXP}					
GND _{SXC}	GND _{SXC}					
V _{DDSXP}	1.0 V					
V _{DDSXC}	1.0 V					
Note: The <i>x</i> indicates the lane number {0,1,2,3} for all unused lanes.						



Ordering Information

Signal Name	Pin Connection			
тск	GND			
ТDI	GND			
TDO	NC			
TMR[0-4]	See the GPIO connectivity guidelines in this table.			
TMS	GND			
TRST	GND			
URXD	See the GPIO connectivity guidelines in this table.			
UTXD	See the GPIO connectivity guidelines in this table.			
V _{DDIO}	3.3 V			
Note: When using I/O multiplexing mode 5 or 6, tie the TDM7TSYN/PCI_AD4 signal (ball number AC9) to GND.				

Table 65. Connectivity of Individual Pins When They Are Not Required (continued)

Note: For details on configuration, see the *MSC8144E Reference Manual*. For additional information, refer to the *MSC8144 Design Checklist* (AN3202).

4 Ordering Information

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.

Part	Package Type	Spheres	Mask #	Core Voltage	Operating Temperature	Core Frequency (MHz)	Order Number		
MSC8144E	Flip Chip Plastic Ball Grid Array (FC-PBGA)	Lead-free	0M31H	1.0 V	0° to 90°C	800	MSC8144EVT800A		
					0° to 105°C	800	MSC8144ESVT800A		
					–40° to 105°C	800	MSC8144ETVT800A		
					0° to 90°C	1000	MSC8144EVT1000A		
					0° to 105°C	1000	MSC8144ESVT1000A		
					–40° to 105°C	1000	MSC8144ETVT1000A		
			1M31H	1.0 V	0° to 90°C	800	MSC8144EVT800B		
					0° to 105°C	800	MSC8144ESVT800B		
					–40° to 105°C	800	MSC8144ETVT800B		
					0° to 90°C	1000	MSC8144EVT1000B		
					0° to 105°C	1000	MSC8144ESVT1000B		
					–40° to 105°C	1000	MSC8144ETVT1000B		
Note: See Table 3 for Core Voltage tolerance limits.									



5 Package Information



Notes: 1. All dimensions in millimeters. 2. Dimensioning and tolerancing per ASME Y14.5M–1994.

Maximum solder ball diameter measured parallel to Datum A.

Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

Parallelism measurement should exclude any effect of marking.

Capacitors may not be present on all devices.

Caution must be taken not to short exposed metal capacitor pads on package top.

Figure 44. MSC8144E Mechanical Information, 783-ball FC-PBGA Package

6 **Product Documentation**

- *MSC8144E Technical Data Sheet* (MSC8144E). Details the signals, AC/DC characteristics, clock signal characteristics, package and pinout, and electrical design considerations of the MSC8144E device.
- *MSC8144E Reference Manual* (MSC8144ERM). Includes functional descriptions of the extended cores and all the internal subsystems including configuration and programming information.
- Application Notes. Cover various programming topics related to the StarCore DSP core and the MSC8144E device.
- *SC3400 DSP Core Reference Manual*. Covers the SC3400 core architecture, control registers, clock registers, program control, and instruction set.
- *MSC8144 SC3400 DSP Core Subsystem Reference Manual*. Covers core subsystem architecture, functionality, and registers.