



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	H8/300L
Core Size	8-Bit
Speed	16MHz
Connectivity	SCI
Peripherals	LCD, PWM, WDT
Number of I/O	39
Program Memory Size	16KB (16K x 8)
Program Memory Type	PROM
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 4x10b SAR
Oscillator Type	External, Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	64-BQFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/hd6473802hv

8.1.6	Pin Functions	186
8.1.7	Input Pull-Up MOS.....	187
8.2	Port 4.....	188
8.2.1	Port Data Register 4 (PDR4).....	188
8.2.2	Port Control Register 4 (PCR4)	189
8.2.3	Serial Port Control Register (SPCR).....	189
8.2.4	Pin Functions	191
8.3	Port 5.....	192
8.3.1	Port Data Register 5 (PDR5).....	193
8.3.2	Port Control Register 5 (PCR5)	193
8.3.3	Port Pull-Up Control Register 5 (PUCR5).....	194
8.3.4	Port Mode Register 5 (PMR5)	194
8.3.5	Pin Functions	195
8.3.6	Input Pull-Up MOS.....	196
8.4	Port 6.....	196
8.4.1	Port Data Register 6 (PDR6).....	197
8.4.2	Port Control Register 6 (PCR6)	197
8.4.3	Port Pull-Up Control Register 6 (PUCR6).....	198
8.4.4	Pin Functions	198
8.4.5	Input Pull-Up MOS.....	199
8.5	Port 7.....	200
8.5.1	Port Data Register 7 (PDR7).....	200
8.5.2	Port Control Register 7 (PCR7)	201
8.5.3	Pin Functions	201
8.6	Port 8.....	202
8.6.1	Port Data Register 8 (PDR8).....	203
8.6.2	Port Control Register 8 (PCR8)	203
8.6.3	Pin Functions	204
8.7	Port 9.....	204
8.7.1	Port Data Register 9 (PDR9).....	205
8.7.2	Port Mode Register 9 (PMR9)	206
8.7.3	Pin Functions	206
8.8	Port A.....	207
8.8.1	Port Data Register A (PDRA).....	208
8.8.2	Port Control Register A (PCRA).....	208
8.8.3	Pin Functions	209
8.9	Port B	210
8.9.1	Port Data Register B (PDRB)	211
8.9.2	Port Mode Register B (PMRB).....	211
8.9.3	Pin Functions	212
8.10	Usage Notes	213

Figures

Section 1 Overview

Figure 1.1	Internal Block Diagram of H8/3802 Group	4
Figure 1.2	Internal Block Diagram of H8/38004 and H8/38002S Group.....	5
Figure 1.3	Internal Block Diagram of H8/38104 Group	6
Figure 1.4	Pin Arrangement of H8/3802, H8/38004 and H8/38002S Group (FP-64A, FP-64E, FP-64K, TNP-64B).....	7
Figure 1.5	Pin Arrangement of H8/3802 Group (DP-64S).....	8
Figure 1.6	Pin Arrangement of H8/38104 Group (FP-64A, FP-64E).....	9
Figure 1.7	Pad Arrangement of HCD6433802, HCD6433801, and HCD6433800 (Top View).....	10
Figure 1.8	Pad Arrangement of HCD64338004, HCD64338003, HCD64338002, HCD64338001, and HCD64338000 (Top View).....	13
Figure 1.9	Pad Arrangement of HCD64F38004 and HCD64F38002 (Top View).....	16

Section 2 CPU

Figure 2.1(1)	H8/3802 Memory Map.....	24
Figure 2.1(2)	H8/3801 Memory Map.....	25
Figure 2.1(3)	H8/3800 Memory Map.....	26
Figure 2.1(4)	H8/38004, H8/38104 Memory Map.....	27
Figure 2.1(5)	H8/38003, H8/38103 Memory Map.....	28
Figure 2.1(6)	H8/38002, H8/38102 Memory Map.....	29
Figure 2.1(7)	H8/38002S Memory Map	30
Figure 2.1(8)	H8/38001, H8/38001S, H8/38101 Memory Map.....	31
Figure 2.1(9)	H8/38000, H8/38000S, H8/38100 Memory Map.....	32
Figure 2.2	CPU Registers.....	33
Figure 2.3	Stack Pointer	34
Figure 2.4	General Register Data Formats	37
Figure 2.5	Memory Data Formats	38
Figure 2.6	Instruction Formats of Data Transfer Instructions	42
Figure 2.7	Instruction Formats of Arithmetic, Logic, and Shift Instructions	45
Figure 2.8	Instruction Formats of Bit Manipulation Instructions	48
Figure 2.9	Instruction Formats of Branch Instructions.....	50
Figure 2.10	Instruction Formats of System Control Instructions	52
Figure 2.11	Instruction Format of Block Data Transfer Instructions	53
Figure 2.12	On-Chip Memory Access Cycle	60
Figure 2.13	On-Chip Peripheral Module Access Cycle (2-State Access)	61
Figure 2.14	On-Chip Peripheral Module Access Cycle (3-State Access)	62
Figure 2.15	CPU Operation States	63
Figure 2.16	State Transitions.....	64




Figure 2.1(9) H8/38000, H8/38000S, H8/38100 Memory Map

2.5 Instruction Set

The H8/300L CPU can use a total of 55 instructions, which are grouped by function in table 2.1.

Table 2.1 Instruction Set

Function	Instructions	Number
Data transfer	MOV, PUSH ^{*1} , POP ^{*1}	1
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG	14
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BN0T, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc ^{*2} , JMP, BSR, JSR, RTS	5
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	8
Block data transfer	EEPMOV	1

Total: 55

Notes:

- PUSH Rn is equivalent to MOV.W Rn, @-SP.

POP Rn is equivalent to MOV.W @SP+, Rn. The same applies to the machine language.

- Bcc is the general name for conditional branch instructions.

Tables 2.3 to 2.10 summarize the instructions in each functional category. The notation used in tables 2.3 to 2.10 is defined below.

BCLR instruction executed

BCLR	#1,	@PCR3
------	-----	-------

The BCLR instruction is executed for PCR3.

After executing BCLR

	P37	P36	P35	P34	P33	P32	P31	—
Input/output	Output	Output	Output	Output	Output	Output	Input	—
Pin state	Low level	High level	Low level	Low level	Low level	Low level	High level	—
PCR3	1	1	1	1	1	1	0	1
PDR3	1	0	0	0	0	0	0	1

Description on operation

When the BCLR instruction is executed, first the CPU reads PCR3. Since PCR3 is a write-only register, the CPU reads a value of H'FF, even though the PCR3 value is actually H'3F.

Next, the CPU clears bit 1 in the read data to 0, changing the data to H'FD.

Finally, H'FD is written to PCR3 and BCLR instruction execution ends.

As a result of this operation, bit 1 in PCR3 becomes 0, making P31 an input port. However, bits 7 and 6 in PCR3 change to 1, so that P37 and P36 change from input pins to output pins. To prevent this problem, store a copy of the PCR3 data in a work area in memory and manipulate data of the bit in the work area, then write this data to PCR3.

Prior to executing BCLR

MOV.B	#3F,	ROL
MOV.B	ROL,	@RAM0
MOV.B	ROL,	@PCR3

The PCR3 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR3.

	P37	P36	P35	P34	P33	P32	P31	—
Input/output	Input	Input	Output	Output	Output	Output	Output	—
Pin state	Low level	High level	Low level	—				
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	1
RAM0	0	0	1	1	1	1	1	1

BCLR instruction executed

BCLR #1, @RAM0

The BCLR instructions executed for the PCR3 work area (RAM0).

After executing BCLR

MOV.B @RAM0, R0L
MOV.B R0L, @PCR3

The work area (RAM0) value is written to PCR3.

	P37	P36	P35	P34	P33	P32	P31	—
Input/output	Input	Input	Output	Output	Output	Output	Output	—
Pin state	Low level	High level	Low level	Low level	Low level	Low level	High level	—
PCR3	0	0	1	1	1	1	0	1
PDR3	1	0	0	0	0	0	0	1
RAM0	0	0	1	1	1	1	0	1

The following is an example in assembler.

```
.ORG H'0000
.DATA.W      INIT
.ORG H'0100
INIT:
MOV.W #H'FF80:16,SP

MOV.B #H'9E:8,R0L
MOV.B R0L,@H'FFC3:8
MOV.B @H'FFC3:8,R0L
MOV.B #H'F1:8,R0L
MOV.B R0L,@H'FFC3:8
MOV.B #H'BF:8,R0L
MOV.B R0L,@H'FFFA:8
ANDC.B #H'7F:8,CCR           ; user program
```

The following is an example in C.

```
void powerON_Reset(void)
{
// -----
    unsigned char dummy;
    *((volatile unsigned char *)0xffc3)= 0x9e;
    dummy = *((volatile unsigned char *)0xffc3);
    *((volatile unsigned char *)0xffc3)= 0xf1;
    *((volatile unsigned char *)0xffffa)= 0xbf;
// -----
    set_imask_ccr(0);          // clear I bit
                                // user program
}
```

On the mask ROM version of the product, user programs may be used as is (including the additional steps described above) or without the additional steps.

3.1 Exception Sources and Vector Address

Table 3.1 shows the vector addresses and priority of each exception handling. When more than one interrupt is requested, handling is performed from the interrupt with the highest priority.

Table 5.2 Transition Mode after SLEEP Instruction Execution and Interrupt Handling

LS0N	MS0N	SSBY	TMA3	DT0N	Transition Mode after SLEEP Instruction Execution	Transition Mode due to Interrupt
0	0	0	X	0	Sleep (high-speed) mode	Active (high-speed) mode
0	1	0	X	0	Sleep (medium-speed) mode	Active (medium-speed) mode
1	X	0	1	0	Subsleep mode	Subactive mode
0	X	1	0	0	Standby mode	Active mode
X	X	1	1	0	Watch mode	Active mode, subactive mode
0	0	0	X	1	Active (high-speed) mode	—
0	1	0	X	1	Active (medium-speed) mode	—
0	1	1	1	1	Active (medium-speed) mode	—
1	X	1	1	1	Subactive mode (direct transition)	—
0	0	1	1	1	Active (high-speed) mode (direct transition)	—

Legend: X: Don't care.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
5	SPC32	0	R/W	P42/TXD32 Pin Function Switch This bit selects whether pin P42/TXD32 is used as P42 or as TXD32. 0: P42 I/O pin 1: TXD32 output pin* Note: * Set the TE bit in SCR3 after setting this bit to 1.
4	—	—	W	Reserved The write value should always be 0.
3	SCINV3	0	R/W	TXD32 Pin Output Data Inversion Switch This bit selects whether or not the logic level of the TXD32 pin output data is inverted. 0: TXD32 output data is not inverted 1: TXD32 output data is inverted
2	SCINV2	0	R/W	RXD32 Pin Input Data Inversion Switch This bit selects whether or not the logic level of the RXD32 pin input data is inverted. 0: RXD32 input data is not inverted 1: RXD32 input data is inverted
1, 0	—	—	W	Reserved The write value should always be 0.

Note: When the serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying the serial port control register, modification must be made in a state in which data changes are invalidated.

9.3.2 Input/Output Pins

Table 9.3 shows the pin configuration of the timer F.

Table 9.3 Pin Configuration

Name	Abbreviation	I/O	Function
Timer FH output	TMOFH	Output	Timer FH toggle output pin
Timer FL output	TMOFL	Output	Timer FL toggle output pin

9.3.3 Register Descriptions

The timer F has the following registers.

- Timer counters FH and FL (TCFH,TCFL)
- Output compare registers FH and FL (OCRFH, OCRFL)
- Timer control register F (TCRF)
- Timer control status register F (TCSR)

Timer Counters FH and FL (TCFH, TCFL): TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer counters TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the upper 8 bits and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit counters.

TCFH and TCFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see section 9.3.4, CPU Interface. TCFH and TCFL are initialized to H'00 upon reset.

- 16-bit mode (TCF)

When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TCF input clock is selected by bits CKSL2 to CKSL0 in TCRF.

TCF can be cleared in the event of a compare match by means of CCLRH in TCSR.

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSR. If OVIEH in TCSR is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 is 1, an interrupt request is sent to the CPU.

- 8-bit mode (TCFL/TCFH)

When CKSH2 is set to 1 in TCRF, TCFH and TCFL operate as two independent 8-bit counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (CKSL2 to CKSL0) in TCRF.

Table 13.4 Frame Frequency Selection

Bit 3: CKS3	Bit 2: CKS2	Bit 1: CKS1	Bit 0: CKS0	Operating Clock	Frame Frequency ^{*1}	
					$\phi = 2 \text{ MHz}$	$\phi = 250 \text{ kHz}^{*3}$
0	X	0	0	ϕ_w	128 Hz ^{*2}	128 Hz ^{*2}
			1	$\phi_w/2$	64 Hz ^{*2}	64 Hz ^{*2}
			1	X	$\phi_w/4$	32 Hz ^{*2}
1	0	0	0	$\phi/2$	—	244 Hz
			1	$\phi/4$	977 Hz	122 Hz
			1	0	$\phi/8$	488 Hz
			1	$\phi/16$	244 Hz	30.5 Hz
1	0	0	0	$\phi/32$	122 Hz	—
			1	$\phi/64$	61 Hz	—
			1	$\phi/128$	30.5 Hz	—
			1	$\phi/256$	—	—

Legend:

X: Don't care

- Notes:
- When 1/3 duty is selected, the frame frequency is 4/3 times the value shown.
 - This is the frame frequency when $\phi_w = 32.768 \text{ kHz}$.
 - This is the frame frequency in active (medium-speed, $\phi_{osc}/16$) mode when $\phi = 2 \text{ MHz}$.

Bit	Bit Name	Initial Value	R/W	Description
3	LVDSEL	0*	R/W	LVDR Detection Level Select 0: Reset detection voltage 2.3 V (typ.) 1: Reset detection voltage 3.3 V (typ.) Select 2.3 V (typical) reset if voltage rise and drop detection interrupts are to be used. For reset detection only, Select 3.3 V (typical) reset.
2	LVDRE	0*	R/W	LVDR Enable 0: LVDR resets disabled 1: LVDR resets enabled
1	LVDDE	0	R/W	Voltage Drop Interrupt Enable 0: Voltage drop interrupt requests disabled 1: Voltage drop interrupt requests enabled
0	LVDUE	0	R/W	Voltage Rise Interrupt Enable 0: Voltage rise interrupt requests disabled 1: Voltage rise interrupt requests enabled

Note: * These bits are not initialized by resets triggered by LVDR. They are initialized by power-on resets and watchdog timer resets.

Table 14.1 LVDCR Settings and Select Functions

LVDCR Settings						Select Functions		
LVDE	LVDSEL	LVDRE	LVDDE	LVDUE	Power-On Reset	Low-Voltage-Detection Falling Interrupt	Low-Voltage-Detection Rising Interrupt	—
						LVDR	—	—
0	*	*	*	*	O	—	—	—
1	1	1	0	0	O	O	—	—
1	0	0	1	0	O	—	O	—
1	0	0	1	1	O	—	O	O
1	0	1	1	1	O	O	O	O


Legend: * means invalid.

Table 17.2 DC Characteristics (5)


$V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, unless otherwise specified (including subactive mode), $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$ (product with regular specifications), $T_a = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$ (product with wide-range temperature specifications), $T_a = +75^\circ\text{C}$ (bare die product)

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min	Typ	Max		
Subactive mode current consumption	I_{SUB}	V_{CC}	$V_{CC} = 2.7 \text{ V}$, LCD on, 32-kHz crystal resonator used ($\phi_{SUB} = \phi_W/2$)	—	15.0	30.0	μA	*3 *4
				—	8.0	—	μA	Reference value *3 *4
Subsleep mode current consumption	I_{SUBSP}	V_{CC}	$V_{CC} = 2.7 \text{ V}$, LCD on, 32-kHz crystal resonator used ($\phi_{SUB} = \phi_W/2$)	—	7.5	16.0		
Watch mode current consumption	I_{WATCH}	V_{CC}	$V_{CC} = 2.7 \text{ V}$, LCD not used, 32-kHz crystal resonator used	—	3.8	6.0	μA	*2 *3 *4 *1 *3 *4
				—	2.8	—		
Standby mode current consumption	I_{STBY}	V_{CC}	32-kHz crystal resonator not used	—	1.0	5.0	μA	*3 *4
RAM data retaining voltage	V_{RAM}	V_{CC}		1.5	—	—	V	


Item	Symbol	Applicable Pins	Test Condition	Values				Unit	Notes
				Min	Typ	Max			
Input/ output leakage current	$ I_{IL} $	\overline{RES} , P43, OSC1, X1, P31 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80, IRQAEC, PA0 to PA3, P90 to P95	$V_{IN} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$ PB0 to PB3 $V_{IN} = 0.5 \text{ V to } AV_{CC} - 0.5 \text{ V}$	—	—	1.0	μA		
				—	—	1.0			
Pull-up MOS current	$-I_p$	P31 to P37, P50 to P57, P60 to P67	$V_{CC} = 3.0 \text{ V},$ $V_{IN} = 0.0 \text{ V}$	30	—	180	μA		
Input capaci- tance	C_{in}	All input pins except power supply pin	$f = 1 \text{ MHz},$ $V_{IN} = 0.0 \text{ V},$ $T_a = 25^\circ\text{C}$	—	—	15.0	pF		
Active mode current consump- tion	I_{OPE1}	V_{CC}	Active (high-speed) mode $V_{CC} = 1.8 \text{ V},$ $f_{osc} = 2 \text{ MHz}$	—	0.4	—	mA	*1*3*4	Approx. max. value = 1.1 × Typ.
			Active (high-speed) mode $V_{CC} = 3 \text{ V},$ $f_{osc} = 2 \text{ MHz}$	—	0.6	—		*1*3*4	
			—	—	1.0	—		*2*3*4	
			Active (high-speed) mode $V_{CC} = 3 \text{ V},$ $f_{osc} = 4 \text{ MHz}$	—	1.2	—		*1*3*4	Approx. max. value = 1.1 × Typ.
			—	—	1.6	2.8		*2*3*4	
			Condition B						

Power Supply Voltage and Operating Frequency Range (System Clock Oscillator Selected)

- Active (high-speed) mode
- Sleep (high-speed) mode (except CPU)



- Subactive mode
- Subsleep mode (except CPU)
- Watch mode (except CPU)



- Active (medium-speed) mode
- Sleep (medium-speed) mode (except A/D converter)

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I_{OPE1})	V_{cc}	Only CPU operates	V_{cc}	Stops	System clock: crystal resonator Subclock: Pin X1 = GND
Active (medium-speed) mode (I_{OPE2})					
Sleep mode	V_{cc}	Only all on-chip timers operate	V_{cc}	Stops	
Subactive mode	V_{cc}	Only CPU operates	V_{cc}	Stops	System clock: crystal resonator
Subsleep mode	V_{cc}	Only all on-chip timers operate CPU stops	V_{cc}	Stops	Subclock: crystal resonator
Watch mode	V_{cc}	Only clock time base operates CPU stops	V_{cc}	Stops	
Standby mode	V_{cc}	CPU and timers both stop	V_{cc}	Stops	System clock: crystal resonator Subclock: Pin X1 = GND

- 4. Except current which flows to the pull-up MOS or output buffer
- 5. Used when user mode or boot mode is determined after canceling a reset in the F-ZTAT version
- 6. Voltage maintained in standby mode

Table 17.23 Power Supply Voltage Detection Circuit Characteristics (2)

Using on-chip reference voltage and ladder resistor (VREFSEL = VINTDSEL = VINTUSEL = 0)

Item	Symbol	Test Conditions	Rated Values			Unit
			Min	Typ	Max	
Power supply drop detection voltage	Vint(D) ^{*3}	LVDSEL = 0	3.3	3.7	4.2	V
Power supply rise detection voltage	Vint(U) ^{*3}	LVDSEL = 0	3.6	4.0	4.5	V
Reset detection voltage 1 ^{*1}	Vreset1 ^{*3}	LVDSEL = 0	2.0	2.3	2.7	V
Reset detection voltage 2 ^{*2}	Vreset2 ^{*3}	LVDSEL = 1	2.7	3.3	3.9	V

- Notes:
1. The above function should be used in conjunction with the voltage drop/rise detection function.
 2. Low-voltage detection reset should be selected for low-voltage detection reset 2 only.
 3. The values of Vint(D), Vint(U), Vreset1, and Vreset2 change relative to each other.
Example: If Vint(D) is the minimum value, Vint(U), Vreset1, and Vreset2 are also the minimum values.

Table 17.24 Power Supply Voltage Detection Circuit Characteristics (3)

Using on-chip reference voltage and detect voltage external input (VREFSEL = 0, VINTDSEL and VINTUSEL = 1)

Item	Symbol	Test Condition	Rated Values			Unit
			Min	Typ	Max	
extD/extU interrupt detection level	Vextd		0.80	1.20	1.60	V
extD/extU pin input voltage ^{*2}	VextD ^{*1} VextU ^{*1}	$V_{cc} = 2.7 \text{ to } 3.3 \text{ V}$ $V_{cc} = 3.3 \text{ to } 5.5 \text{ V}$	-0.3 -0.3	— —	$V_{cc} + 0.3 \text{ or } AV_{cc} + 0.3$, whichever is lower $3.6 \text{ or } AV_{cc} + 0.3$, whichever is lower	V

- Notes:
1. The VextD voltage must always be greater than the VextU voltage.
 2. The maximum input voltage of the extD and extU pins is 3.6 V.

Mnemonic	Operation	Condition Code								Number of States						
		#xx:8/16	Rn	@Rn	@(d:16, Rn)	@(d:16 @Rn+@aa:8/16	@(d:8, PC)	@aa:@aa-	Branching Condition	I	H	N	Z	V	C	
BIOR	BIOR #xx:3, Rd	B	2						C \vee (#xx:3 of R[8]) \rightarrow C	-	-	-	-	-	↑	2
	BIOR #xx:3, @Rd	B	4						C \vee (#xx:3 of @Rd[16]) \rightarrow C	-	-	-	-	-	↑	6
	BIOR #xx:3, @aa:8	B				4			C \vee (#xx:3 of @aa:8) \rightarrow C	-	-	-	-	-	↑	6
BXOR	BXOR #xx:3, Rd	B	2						C \oplus (#xx:3 of Rd8) \rightarrow C	-	-	-	-	-	↑	2
	BXOR #xx:3, @Rd	B	4						C \oplus (#xx:3 of @Rd16) \rightarrow C	-	-	-	-	-	↑	6
	BXOR #xx:3, @aa:8	B				4			C \oplus (#xx:3 of @aa:8) \rightarrow C	-	-	-	-	-	↑	6
BIXOR	BIXOR #xx:3, Rd	B	2						C \oplus (#xx:3 of R[8]) \rightarrow C	-	-	-	-	-	↑	2
	BIXOR #xx:3, @Rd	B	4						C \oplus (#xx:3 of @Rd[16]) \rightarrow C	-	-	-	-	-	↑	6
	BIXOR #xx:3, @aa:8	B				4			C \oplus (#xx:3 of @aa:8) \rightarrow C	-	-	-	-	-	↑	6
Bcc	BRA d8 (B/d8)	-					2		PC \leftarrow PC+d8	-	-	-	-	-	-	4
	BRN d8 (BF/d8)	-					2		PC \leftarrow PC+2	-	-	-	-	-	-	4
	BHI d8	-					2		If condition is true then	C \vee Z=0	-	-	-	-	-	4
	BLS d8	-					2		C \vee Z=1	-	-	-	-	-	-	4
	BCC d8 (BIS d8)	-					2		PC \leftarrow PC+d8 else next:	C=0	-	-	-	-	-	4
	BCS d8 (BLO d8)	-					2			C=1	-	-	-	-	-	4
	BNE d8	-					2			Z=0	-	-	-	-	-	4
	BEQ d8	-					2			Z=1	-	-	-	-	-	4
	BVC d8	-					2			V=0	-	-	-	-	-	4
	BVS d8	-					2			V=1	-	-	-	-	-	4
	BPL d8	-					2			N=0	-	-	-	-	-	4
	BMI d8	-					2			N=1	-	-	-	-	-	4
	BGE d8	-					2			N \oplus V=0	-	-	-	-	-	4
	BLT d8	-					2			N \oplus V=1	-	-	-	-	-	4
	BGT d8	-					2			Z \vee (N \oplus V)=0	-	-	-	-	-	4
	BLE d8	-					2			Z \vee (N \oplus V)=1	-	-	-	-	-	4




Figure H.3 Chip Tray Specifications (HCD64F38004 and HCD64F38002)