



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

2010	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	48
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	176K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsamg55j19b-au

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# SAM G55G / SAM G55J

# Atmel

## Atmel | SMART ARM-based Flash MCU

## SUMMARY DATASHEET

## Description

The Atmel<sup>®</sup> | SMART SAM G55 is a series of Flash microcontrollers based on the high-performance 32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M4 RISC processor with FPU (Floating Point Unit). It operates at a maximum speed of 120 MHz and features 512 Kbytes of Flash and up to 176 Kbytes of SRAM. The peripheral set includes eight flexible communication units comprising USARTs, SPIs and I<sup>2</sup>C-bus interfaces (TWIs), two three-channel general-purpose 16-bit timers, two I<sup>2</sup>S controllers, one-channel pulse density modulation, one 8-channel 12-bit ADC, one real-time timer (RTT) and one real-time clock (RTC), both located in the ultra low-power backup area.

The Atmel | SMART SAM G55 devices have three software-selectable low-power modes: Sleep, Wait and Backup. In Sleep mode, the processor is stopped while all other functions can be kept running. In Wait mode, all clocks and functions are stopped but some peripherals can be configured to wake up the system based on events, including partial asynchronous wakeup (SleepWalking<sup>™</sup>). In Backup mode, RTT, RTC and wakeup logic are running.

For power consumption optimization, the flexible clock system offers the capability of having different clock frequencies for some peripherals. Moreover, the processor and bus clock frequency can be modified without affecting the peripheral processing.

The real-time event management allows peripherals to receive, react to and send events in Active and Sleep modes without processor intervention.

The SAM G55 devices are general-purpose low-power microcontrollers that offer high performance, processing power and small package options combined with a rich and flexible peripheral set. With this unique combination of features, the SAM G55 series is suitable for a wide range of applications including consumer, industrial control and PC peripherals.

The device operates from 1.62V to 3.6V and is available in three packages: 49-pin WLCSP, 64-pin QFN and 64-pin LQFP.

# Features

- Core
  - ARM Cortex-M4 with up to 16 Kbytes SRAM on I/D bus providing 0 wait state execution at up to 120 MHz <sup>(1)</sup>
  - Memory Protection Unit (MPU)
  - DSP Instructions
  - Floating Point Unit (FPU)
  - Thumb<sup>®</sup>-2 instruction set

Note: 1. 120 MHz with  $V_{DDCOREXT120}$  or with  $V_{DDCORE}$  trimmed by regulator.

- Memories
  - Up to 512 Kbytes embedded Flash
  - Up to 176 Kbytes embedded SRAM
  - 8 Kbytes ROM with embedded boot loader, single-cycle access at full speed
- System
  - Embedded voltage regulator for single-supply operation
  - Power-on reset (POR) and Watchdog for safe operation
  - Quartz or ceramic resonator oscillators: 3 to 20 MHz with clock failure detection and 32.768 kHz for RTT or system clock
  - High-precision 8/16/24 MHz factory-trimmed internal RC oscillator. In-application trimming access for frequency adjustment
  - Slow clock internal RC oscillator as permanent low-power mode device clock
  - PLL range from 48 MHz to 120 MHz for device clock
  - PLL range from 24 MHz to 48 MHz for USB device and USB OHCI
  - Up to 30 peripheral DMA (PDC) channels
  - 256-bit General-Purpose Backup Registers (GPBR)
  - 16 external interrupt lines
- Peripherals
  - 8 flexible communication units supporting:
    - USART
    - SPI
    - Two-wire Interface (TWI) featuring TWI masters and high-speed TWI slaves
  - Crystal-less USB 2.0 Device and USB Host OHCI with On-chip Transceiver
  - 2 Inter-IC Sound Controllers (I<sup>2</sup>S)
  - 1 Pulse Density Modulation Interface (PDMIC) (supports up to two microphones)
  - 2 three-channel 16-bit Timer/Counters (TC) with capture, waveform, compare and PWM modes
  - 1 48-bit Real-Time Timer (RTT) with 16-bit prescaler and 32-bit counter
  - 1 RTC with calendar and alarm features
  - 1 32-bit Cyclic Redundancy Check Calculation Unit (CRCCU)
- I/O
  - Up to 48 I/O lines with external interrupt capability (edge or level), debouncing, glitch filtering and ondie series resistor termination. Individually programmable open-drain, pull-up and pull-down resistor and synchronous output
  - Two PIO Controllers provide control of up to 48 I/O lines



- Analog
  - One 8-channel ADC, resolution up to 12 bits, sampling rate up to 500 ksps
- Package
  - 49-lead WLCSP
  - 64-lead LQFP
  - 64-lead QFN
- Operating Temperature Range
  - Industrial (-40°C to +85°C)

# 1. Configuration Summary

Table 1-1 summarizes the SAM G55 device configurations.


Feature	SAM G55G19	SAM G55J19			
Flash	512 Kbytes	512 Kbytes			
Cache (CMCC)	up to 8 Kbytes	up to 8 Kbytes			
SRAM	160 Kbytes	160 Kbytes			
SKAIVI	+ up to 16 Kbytes (Cache + I/D RAM)	+ up to 16 Kbytes (Cache + I/D RAM)			
Package	WLCSP49	QFN64, LQFP64			
Number of PIOs	38	48			
Event System	Yes	Yes			
External Interrupt	16	16			
12-bit ADC	8 channels	8 channels			
12-DIL ADC	Performance: 500 kSps	Performance: 500 kSps			
16-bit Timer	6 channels	6 channels			
	(3 external channels)	(3 external channels)			
I2SC/PDM	2 / 1-channel 2-way	2 / 1-channel 2-way			
PDC Channels	28	30			
USART					
SPI	7	8			
TWI	_				
USB	Full Speed / OHCI	Full Speed / OHCI			
CRCCU	1	1			
RTT	1 (backup area)	1 (backup area)			
RTC	1 (backup area)	1 (backup area)			

 Table 1-1.
 Configuration Summary



# 2. Block Diagram





Atmel

# 3. Signal Description

Table 3-1 gives details on the signal names classified by peripheral.

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments				
Power Supplies									
VDDIO	Peripheral I/O Lines, Voltage Regulator, ADC Power Supply	Power	_	_	1.62V to 3.6V				
VDDOUT	Voltage Regulator Output	Power	-	_	1.08V to 1.32V				
VDDCORE	Core Chip Power Supply	Power	_	_	Connected externally to VDDOUT or V <sub>DDCOREXT100</sub> or V <sub>DDCOREXT120</sub>				
VDDUSB	USB Power Supply	Power	_	_	Only available on 64-pin package				
GND	Ground	Ground	-	_	_				
	Clocks, C	Dscillators and P	LLs						
XIN	Main Oscillator Input	Input	-	VDDIO	Reset state:				
XOUT	Main Oscillator Output	Output	-	_	- PIO input				
XIN32	Slow Clock Oscillator Input	Input	-	VDDIO	- Internal pull-up disabled				
XOUT32	Slow Clock Oscillator Output	Output	_	_	- Schmitt Trigger enabled				
PCK0–PCK2 Programmable Clock Output		Output	_	_	Reset state: - PIO input - Internal pull-up enabled - Schmitt Trigger enabled				
	10	CE and JTAG							
ТСК	Test Clock	Input	_	VDDIO	No pull-up resistor				
TDI	Test Data In	Input	_	VDDIO	No pull-up resistor				
TDO	Test Data Out	Output	-	VDDIO	-				
TRACESWO	Trace Asynchronous Data Out	Output	-	VDDIO	_				
SWDIO	Serial Wire Input/Output	I/O	-	VDDIO	_				
SWCLK	Serial Wire Clock	Input	-	VDDIO	_				
TMS	Test Mode Select	Input	_	VDDIO	No pull-up resistor				
JTAGSEL	JTAG Selection	Input	Input High V		Pull-down resistor				
	F	lash Memory							
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Pull-down (15 k $\Omega$ ) resistor				
		Reset/Test							
NRST	Microcontroller Reset	I/O	Low	VDDIO	Pull-up resistor				
TST	Test Mode Select	Input	-	VDDIO	Pull-down resistor				

## Table 3-1. Signal Description List



Signal Name	Function	Туре	Active Level	Voltage Reference	Comments		
	PIO Co	ontroller - PIOA - I	PIOB				
PA0-PA31	Parallel I/O Controller A	I/O	-	VDDIO	Pulled-up input at reset. No pull-down for PA3/PA4/PA14		
PB0-PB15 <sup>(1)</sup>	Parallel I/O Controller B	I/O	_	VDDIO	Pulled-up input at reset		
	·	Wakeup Pins	<b>I</b>	L			
WKUP0–15 Wakeup Pin / External Interrupt I/O				VDDIO	Wakeup pins are used also as External Interrupt		
	Serial Pe	ripheral Interface	- SPIx				
MISOx	Master In Slave Out	I/O	_	-	-		
MOSIx	Master Out Slave In	I/O	_	_	_		
SPCKx	SPI Serial Clock	I/O	-	_	High Speed Pad		
NPCS0x	SPI Peripheral Chip Select 0	I/O	Low	-	_		
NPCS1x	SPI Peripheral Chip Select	Output	Low	_	_		
	Two-N	Nire Interface - T	NIx				
TWDx	TWIx Two-wire Serial Data	I/O	-	-	High Speed Pad for TWD0		
TWCKx	TWIx Two-wire Serial Clock	I/O	_	_	High Speed Pad for TWDCK0		
	Universal Synchronous As	ynchronous Rece	iver Transı	mitter USART	x		
SCKx	USART Serial Clock	I/O	_	_	_		
TXDx	USART Transmit Data	I/O	-	_	_		
RXDx	USART Receive Data	Input	_	_	_		
RTSx	USART Request To Send	Output	-	_	_		
CTSx	USART Clear To Send	Input	_	_	_		
	Tir	ner/Counter - TC>	(		L		
TCLKx	TC Channel x External Clock Input	Input	-	-	_		
TIOAx	TC Channel x I/O Line A	I/O	-	_	_		
TIOBx	TC Channel x I/O Line B	I/O	-	_	_		
	12-bit Analog	g-to-Digital Conve	erter - ADC				
AD0-AD7	Analog Inputs	alog Inputs Analog -		-	_		
ADTRG	ADC Trigger	Input	_	_	_		
ADVREF	ADC Voltage Reference	Input	_	-	Only available on 64-pin package		
	Inter-IC S	Sound Controller	I2SCx	1			
I2SMCKx	Master Clock	Output	_	_	_		
I2SCKx	Serial Clock	I/O	_	_	_		
I2SWSx	I <sup>2</sup> S Word Select	I/O	_	_	_		
I2SDIx	Serial Data Input	Input	-	_	_		
I2SDOx	Serial Data Output	Output	_	_	_		

### Table 3-1. Signal Description List (Continued)



#### Table 3-1. Signal Description List (Continued)

Signal Name	Function	FunctionActiveVoltageFunctionTypeLevelReference		Voltage Reference	Comments			
Pulse Density Modulation Interface Controller - PDMICx								
PDMIC_CLK         Pulse Density Modulation Clock         Output         -         -         -         -								
PDMIC_DAT	Pulse Density Modulation Data	Input	_	_	_			
	USB	OHCI/FS - USB						
DM	USB Data -	-		WLCSP49: VDDIO				
DP	USB Data +	Analog, Digital	_	64-pin package: VDDUSB	DM and DP in PIO configuration			

Note: 1. Pull-up disabled on PB8/PB9.



# 4. Package and Pinout

Table 4-1.	SAM G55 Packages
------------	------------------

Device	Package
SAM G55G19	WLCSP49
0.00.055.140	QFN64
SAM G55J19	LQFP64

## 4.1 49-ball WLCSP Pinout

Table 4-2. SAM G55G19 49-ball WLCSP Pinout

A1	PA9
A2	GND
A3	PA24
A4	PB8/XOUT
A5	PB9/XIN
A6	PB4
A7	VDDIO
B1	PB11
B2	PB5
B3	PB7
B4	PA2
B5	JTAGSEL

B6	NRST
B7	PB12
C1	VDDCORE
C2	PA11
C3	PA12
C4	PB6
C5	PA4
C6	PA3
C7	PA0
D1	PA13
D2	PB3/AD7
D3	PB1/AD5

D4	PB10
D5	PA1
D6	PA5
D7	VDDCORE
E1	PB2/AD6
E2	PB0/AD4
E3	PA18/AD1
E4	PA14
E5	PA10
E6	TST
E7	PA7/XIN32
F1	PA20/AD3

F2	PA19/AD2
F3	PA17/AD0
F4	PA21
F5	PA23
F6	PA16
F7	PA8/XOUT32
G1	VDDIO
G2	VDDOUT
G3	GND
G4	VDDIO
G5	PA22
G6	PA15
G7	PA6

## 4.2 64-lead QFN/LQFP Pinout

## 4.2.1 64-lead QFN / LQFP Pinout

1	VDDIO		17	PA6		33	PA17	49	PA9
2	NRST		18	PA16		34	PA18	50	PB5
3	PB12		19	PA30		35	PA19	51	PA27
4	PA4		20	PA29		36	PA20	52	PA26
5	PA3		21	PA28		37	PB0	53	GND
6	PA0		22	PA15		38	PB1	54	PB6
7	PA1		23	PA23		39	PB2	55	PB7
8	PA5		24	PA22		40	PB3	56	PA25
9	VDDCORE		25	PA21		41	PA14	57	PB13
10	TEST		26	VDDUSB		42	PA13	58	PA24
11	PA7		27	VDDIO		43	PA12	59	PB8/XOUT
12	PA8		28	ADVREF		44	PA11	60	PB9/XIN
13	GND		29	GND		45	VDDCORE	61	PA2
14	PB15		30	VDDOUT		46	PB10	62	PB4
15	PB14		31	VDDIO		47	PB11	63	JTAGSEL
16	PA31		32	VDDIO		48	PA10	64	VDDIO
Note:	1. The bottom par	d of	the QFI	N package must be t	tied	to around	d		

Table 4-3.SAM G55J19 64-pin LQFP and QFN Pinout


Note: 1. The bottom pad of the QFN package must be tied to ground.



# 5. Mechanical Characteristics


## 5.1 49-lead WLCSP Package





#### 5.2 64-lead QFN Package





#### \* CONTROLLING DIMENSION : MM

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NОМ.	MAX.
Α	0.80	0.85	0.90	0.031	0.033	0.03
A1	0.00		0.05	0.00		0.002
A2		0.65	0.70		0.026	0.028
A3	C	).20 R	EF.	0.008 REF.		
b	0.15	0.20	0.25	0.006	0.008	0.010
D	7.50 REF.		0.295 REF.			
D2	6.05	6.20	6.35	0.238	0.244	0.250
Е	7.50 REF.		0.295 REF.			
E2	6.05	6.20	6.35	0.238	0.244	0.250
L	0.30	0.40	0.50	0.012	0.016	0.020
e	C	).40 b	sc	0.016 bsc		
R	0.10			0.004		
τοι	ERANC	ES OF	FORM	AND	POSITIC	DN
aaa	0.10		)	0.004		
bbb	0.07		/	0.003		
ccc	0.10		)	0.004		
ddd	0.05		6	0.002		
eee	0.08		3	0.003		
fff	0.10			0.004		

#### NOTES :

1.ALL DIMENSIONS ARE IN MILLIMETERS.

2.DIE THICKNESS ALLOWABLE IS 0.305 mm MAXIMUM(.012 INCHES MAXIMUM) 3.DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. -1994.


4.THE PIN #1 IDENTIFIER MUST BE PLACED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY. 5.EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.

6.PACKAGE WARPAGE MAX 0.08 mm. 7.APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING. 8.APPLIED ONLY TO TERMINALS.



## 5.3 64-lead LQFP Package

Figure 5-3. 64-lead LQFP Package Mechanical Drawing



# 6. Ordering Information

#### Table 6-1. SAM G55 Ordering Information

Ordering Code	MRL	Package	Carrier Type	Operating Temperature Range
ATSAMG55G19A-UUT	А		Deal	Industrial
ATSAMG55G19B-UUT	В	WLCSP49	Reel	-40°C to 85°C
ATSAMG55J19A-MU	А		Trov	
ATSAMG55J19B-MU	В	QFN64	Industrial	
ATSAMG55J19A-MUT	А		Deal	-40°C to 85°C
ATSAMG55J19B-MUT	В	-	Reel	
ATSAMG55J19A-AU	А		Trov	
ATSAMG55J19B-AU	В		Tray	Industrial
ATSAMG55J19A-AUT	А	LQFP64		-40°C to 85°C
ATSAMG55J19B-AUT	В	1	Reel	



# 7. Revision History

In the tables that follow, the most recent version of the document appears first.

Table 7-1. SAM G5	55 Summary Datasheet Rev.	11289ES Revision History
-------------------	---------------------------	--------------------------

Issue Date	Changes
	"Features": "USB 2.0 Device" changed to "Crystal-less USB 2.0 Device"
	Table 1-1 "Configuration Summary": removed instance of "TWIHS"
25-May-16	Figure 2-1 "SAM G55 Block Diagram": repositioned 'VUSB' input and renamed to 'VDDUSB'
,	Table 3-1 "Signal Description List": renamed 'VUSB' to 'VDDUSB'; inserted row "Pulse Density Modulation Interface Controller - PDMICx"; "USB OHCI/FS/IC" changed to "USB OHCI/FS"
	Table 6-1 "SAM G55 Ordering Information": added MRL B ordering codes

#### Table 7-2. SAM G55 Summary Datasheet Rev. 11289DS Revision History

Issue Date	Changes
	Updated "Description"
	Modified "Features" (Note in "Core" section & "Up to 48 I/O lines" instead of "Up to 32 I/O lines" in "I/O "section)
01-Dec-15	Updated Figure 2-1 "SAM G55 Block Diagram"
UT-Dec-15	Table 3-1 "Signal Description List":
	- modified comments on VDDCORE, DM and DP
	- PDMCLK0 changed to PDMIC_CLK; PDMDAT0 changed to PDMIC_DAT

#### Table 7-3. SAM G55 Summary Datasheet Rev. 11289CS Revision History

Issue Date	Changes
	Removed "Preliminary Status" marking.
	Modified Section "Description"
16-Jun-15	Updated Figure 2-1 "SAM G55 Block Diagram"(GPBR)
10-Jun-15	Added note to PB0/PB15 in Table 3-1 "Signal Description List"
	Added note to Section 4.2.1 "64-lead QFN / LQFP Pinout"
	Replaced ATSAMG55J19-A-AUT with ATSAMG55J19A-AUT in Table 6-1 "SAM G55 Ordering Information"

#### Table 7-4. SAM G55 Summary Datasheet Rev. 11289BS Revision History

Issue Date	Changes
14-Jan-15	Added "Preliminary Status" marking.

#### Table 7-5. SAM G55 Summary Datasheet Rev. 11289AS Revision History

Issue Date	Changes
19-Dec-14	First issue.

# Atmel Enabling Unlimited Possibilities®



Т

**Atmel Corporation** 

1600 Technology Drive, San Jose, CA 95110 USA

**T:** (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2016 Atmel Corporation. / Rev.: Atmel-11289ES-ATARM-SAM-G55G-SAM-G55J-Summary Datasheet\_25-May-16.

Atmel<sup>®</sup>, Atmel logo and combinations thereof, Enabling Unlimited Possibilities<sup>®</sup>, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM<sup>®</sup>, ARM Connected<sup>®</sup> logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LASS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.