



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART, USB
Peripherals	LED, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89c5131a-rdtil

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 15. CKCON1 (S:AFh)Clock Control Register 1

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	-	SPIX2		
Bit Number	Bit Mnemonic	Description							
7-1	-	Reserved The value rea	Reserved The value read from this bit is always 0. Do not set this bit.						
0	SPIX2	this bit has a Clear to selee	SPI Clock This control bit is validated when the CPU clock X2 is set. When X2 is low, this bit has no effect. Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.						

Reset Value = 0000 0000b

Table 16. PLLCON (S:A3h)PLL Control Register

7	6	5	4	3	2	1	0		
-	-	-	-	-	EXT48	PLLEN	PLOCK		
Bit Number	Bit Mnemonic	Description	Description						
7-3	-	Reserved The value rea	Reserved The value read from this bit is always 0. Do not set this bit.						
2	EXT48	Set this bit to	External 48 MHz Enable Bit Set this bit to bypass the PLL and disable the crystal oscillator. Clear this bit to select the PLL output as USB clock and to enable the crystal oscillator.						
1	PLLEN	Set to enable	PLL Enable Bit Set to enable the PLL. Clear to disable the PLL.						
0	PLOCK	PLL Lock In Set by hardw Clear by hard	are when PLI	_ is locked. LL is unlocked	d.				

Reset Value = 0000 0000b **Table 17.** PLLDIV (S:A4h) PLL Divider Register

7	6	5	4	3	2	1	0	
R3	R2	R1	R0	N3	N2	N1	N0	
Bit Number	Bit Mnemonic	Description						
7-4	R3:0	PLL R Divid	PLL R Divider Bits					
3-0	N3:0	PLL N Divid	er Bits					

Reset Value = 0000 0000



Dual Data Pointer Register

The additional data pointer can be used to speed up code execution and reduce code size.

The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1.0 (see Table 32) that allows the program code to switch between them (see Figure 12).

Figure 12. Use of Dual Pointer




Table 32. AUXR1 RegisterAUXR1- Auxiliary Register 1(0A2h)

		4	3	2	1	0	
-	ENBOOT	-	GF3	0	-	DPS	
Bit Mnemonic	Description						
-	Reserved The value rea	d from this b	it is indetermir	nate. Do not se	et this bit.		
-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.					
ENBOOT	Cleared to dis	able boot RC		h - 0FFFFh.			
-	Reserved The value rea	d from this b	it is indetermir	nate. Do not se	et this bit.		
GF3	This bit is a g	eneral-purpos	se user flag.				
0	Always cleare	ed.					
-	Reserved The value rea	d from this b	it is indetermir	nate. Do not se	et this bit.		
DPS	Cleared to se Set to select I	lect DPTR0.					
	Bit Mnemonic - - ENBOOT - GF3 0 - CF3 0 -	Bit Mnemonic Description Reserved The value real Reserved The value real Reserved The value real Reserved The value real ENBOOT Enable Boot Cleared to dis Set to map the Set to map the The value real GF3 This bit is a get The value real 0 Always cleared The value real 0 Always cleared The value real DPS Data Pointer Cleared to sel Set to select for	Bit Mnemonic Description Bit Mnemonic Description Reserved The value read from this bit Reserved The value read from this bit ENBOOT Enable Boot Flash Cleared to disable boot RO Set to map the boot ROM Bit Reserved The value read from this bit GF3 This bit is a general-purpose 0 Always cleared. Bit Reserved The value read from this bit DPS Data Pointer Selection Cleared to select DPTR1.	Bit Mnemonic Description - Reserved The value read from this bit is indetermin - Reserved The value read from this bit is indetermin - Reserved The value read from this bit is indetermin ENBOOT Enable Boot Flash Cleared to disable boot ROM. Set to map the boot ROM between F800 - Reserved The value read from this bit is indetermin GF3 This bit is a general-purpose user flag. 0 Always cleared. - Reserved The value read from this bit is indetermin DPS Data Pointer Selection Cleared to select DPTR0. Set to select DPTR1.	Bit Mnemonic Description - Reserved The value read from this bit is indeterminate. Do not set The value read from this bit is indeterminate. Do not set The value read from this bit is indeterminate. Do not set Enable Boot Flash Cleared to disable boot ROM. Set to map the boot ROM between F800h - 0FFFFh. - Reserved The value read from this bit is indeterminate. Do not set GF3 0 Always cleared. - Reserved The value read from this bit is indeterminate. Do not set O 0 Always cleared. - Reserved The value read from this bit is indeterminate. Do not set O 0 Always cleared. - Reserved The value read from this bit is indeterminate. Do not set DPS Data Pointer Selection Cleared to select DPTR0.	Bit Mnemonic Description - Reserved The value read from this bit is indeterminate. Do not set this bit. - Reserved The value read from this bit is indeterminate. Do not set this bit. - Reserved The value read from this bit is indeterminate. Do not set this bit. ENBOOT Enable Boot Flash Cleared to disable boot ROM. Set to map the boot ROM between F800h - 0FFFFh. - Reserved The value read from this bit is indeterminate. Do not set this bit. GF3 This bit is a general-purpose user flag. 0 Always cleared. - Reserved The value read from this bit is indeterminate. Do not set this bit. DPS Data Pointer Selection Cleared to select DPTR0. Set to select DPTR1.	

Reset Value = XX[BLJB]X X0X0b

Not bit addressable

a. Bit 2 stuck at 0; this allows to use INC AUXR1 to toggle DPS without changing GF3.





Table 38.	Program	Lock bits
-----------	---------	-----------

	Program Loo	ck Bits		
Security level	LB0	LB1	LB2	Protection Description
1	U	U	U	No program lock features enabled.
2	Ρ	U	U	MOVC instruction executed from external program memory is disabled from fetching code bytes from any internal memory, EA is sampled and latched on reset, and further parallel programming of the Flash and of the EEPROM (boot and Xdata) is disabled. ISP and software programming with API are still allowed.
3	х	Ρ	U	Same as 2, also verify through parallel programming interface is disabled and serial programming ISP is still allowed.
4	х	х	Р	Same as 3, also external execution is disabled.

Notes: 1. U: unprogrammed or "one" level.

2. P: programmed or "zero" level.

3. X: don't care

4. WARNING: Security level 2 and 3 should only be programmed after verification.

These security bits protect the code access through the parallel programming interface. They are set by default to level 4. The code access through the ISP is still possible and is controlled by the "software security bits" which are stored in the extra Flash memory accessed by the ISP firmware.

To load a new application with the parallel programmer, a chip erase must be done first. This will set the HSB in its inactive state and will erase the Flash memory. The part reference can always be read using Flash parallel programming modes.

The default value of the HSB provides parts ready to be programmed with ISP:

- BLJB: Cleared to force ISP operation.
- X2: Set to force X1 mode (Standard Mode)
- OSCON1-0: Set to start with 32 MHz oscillator configuration value.
- LB2-0: Security level four to protect the code from a parallel access with maximum security.

Software Registers

Default Values

Several registers are used, in factory and by parallel programmers, to make copies of hardware registers contents. These values are used by Atmel ISP (see Section "In-System Programming (ISP)").

These registers are in the "Extra Flash Memory" part of the Flash memory. This block is also called "XAF" or eXtra Array Flash. They are accessed in the following ways:

- Commands issued by the parallel memory programmer.
- Commands issued by the ISP software.
- Calls of API issued by the application software.

Several software registers are described in Table 39.

Table 39.	Software	Registers
-----------	----------	-----------

Address	Mnemonic	Description	Default value	
01	SBV	Software Boot Vector	FFh	-
00	BSB	Boot Status Byte	0FFh	-
05	SSB	Software Security Byte	FFh	-
30	_	Copy of the Manufacturer Code	58h	Atmel
31	-	Copy of the Device ID #1: Family Code	D7h	C51 X2, Electrically Erasable
60	_	Copy of the Device ID #2: Memories	F7h	AT89C5131A-L 32 Kbyte
61	_	Copy of the Device ID #3: Name	DFh	AT89C5131A-L 32 Kbyte, revision 0

After programming the part by ISP, the BSB must be cleared (00h) in order to allow the application to boot at 0000h.

The content of the Software Security Byte (SSB) is described in Table 40 and Table 41.

To assure code protection from a parallel access, the HSB must also be at the required level.

Table 10	Softwara	Socurity	Buto		
Table 40.	Sollwale	Security	Dyte	(330)	1

7	6	5	4	3	2	1	0	
-	-	-	-	-	-	LB1	LB0	
Bit Number	Bit Mnemonic	Descriptio	n					
7	-	Reserved Do not clea	ar this bit.					
6	-	Reserved Do not clea	ar this bit.					
5	-	Reserved Do not clea	ar this bit.					
4	-	Reserved Do not clea	Reserved Do not clear this bit.					
3	-	Reserved Do not clea	Reserved Do not clear this bit.					
2	-	Reserved Do not clea	Reserved Do not clear this bit.					
1-0	LB1-0	User Memo See Table	ory Lock Bits 41					

The two lock bits provide different levels of protection for the on-chip code and data, when programmed as shown to Table 41.





It is possible to use Timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.

Figure 27. Clock-out Mode $C/\overline{T2} = 0$






Table 55. CL Register


CL - PCA Counter Register Low (0E9h)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Descriptio	n				
7 - 0	-	PCA Cour CL Value	iter				

Reset Value = 0000 0000b Not bit addressable

PCA Capture Mode To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated (see Figure 30).

Figure 30. PCA Capture Mode



16-bit Software Timer/Compare Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 31).

	Figure	36. UART Timings in Mod	les 2 and 3		
			1 <u> </u>	5 X D6 X D7 X D8 X	-
		Start Bit	Data Byte	Ninth Stop Bit Bit	
	:	RI MOD0 = 0			
	:	RI MOD0 = 1			
		FE MOD0 = 1		·····	
Automatic Address Recognition		omatic address recognition feature is enabled (SM2 b			commu-
	commi incomi receive	ented in hardware, automa nication feature by allow og command frame. Only r sets RI bit in SCON regist terrupted by command fra	ing the serial port to when the serial port ter to generate an inte	o examine the address of recognizes its own addre errupt. This ensures that the third set of the	of each ess, the
	configu	ed, you may enable the au ration, the stop bit takes the d command frame address op bit.	e place of the ninth d	ata bit. Bit RI is set only w	hen the
	•	port automatic address rec cast address. The multiprocessor commun	ication and automatic	address recognition features	s cannot
		be enabled in mode 0 (i.e., s	etting SM2 bit in SCON	l register in mode 0 has no e	ffect).
Given Address	registe device	evice has an individual add r is a mask byte that con s given address. The don't at a time. The following exa	tains don't care bits care bits provide the	(defined by zeros) to for flexibility to address one	orm the or more
	To add 1111b For exa		dual address, the S	ADEN mask byte must b	e 1111
		owing is an example of how e A:SADDR1111 0001b <u>SADEN1111 1010b</u> Given1111 0X0Xb	w to use given addre	sses to address different s	slaves:
	Sla	e B:SADDR1111 0011b <u>SADEN1111 1001b</u> Given1111 0XX1b			
	Sla	e C:SADDR1111 0011b <u>SADEN1111 1101b</u> Given1111 00X1b			



Bit Number	Bit Mnemonic	Description
2	SPR1	SPR2 SPR1 SPR0 Serial Peripheral Rate 000Reserved 00 1F _{CLK PERIPH} /4
		010 F _{CLK PERIPH/} 8 011F _{CLK PERIPH/} 16
1	SPR0	100F _{CLK PERIPH} /10 100F _{CLK PERIPH} /32 10 1F _{CLK PERIPH} /64 110F _{CLK PERIPH} /128 1 11Reserved

Reset Value = 0001 0100b

Not bit addressable

Serial Peripheral Status Register (SPSTA)

- The Serial Peripheral Status Register contains flags to signal the following conditions:
- Data transfer complete
- Write collision
- Inconsistent logic level on SS pin (mode fault error)

Table 75 describes the SPSTA register and explains the use of every bit in the register.

Table 75. SPSTA Register

SPSTA - Serial Peripheral Status and Control register (0C4H)

			Tab	le 1.	. ,			
7	6	5	4	3	2	1	0	
SPIF	WCOL	SSERR	MODF	-	-	-	-	
Bit Number	Bit Mnemonic	Description						
7	SPIF	approved by	ardware to inc a clearing sec	licate data tra quence.	nsfer is in prog transfer has b			
6	WCOL	approved by	ardware to inc a clearing sec	quence.	collision has o on has been de		is been	
5	SSERR		are when \overline{SS} ore the end of	is de- a received da		CON).		
4	MODF	has been app	leared by disabling the SPI (clearing SPEN bit in SPCON). Iode Fault leared by hardware to indicate that the \overline{SS} pin is at appropriate logic level, or as been approved by a clearing sequence. et by hardware to indicate that the \overline{SS} pin is at inappropriate logic level.					
3	-	Reserved The value rea	ad from this bi	t is indetermir	nate. Do not se	et this bit		






Figure 66. Example of a Suspend/Resume Management



Table 96.UEPNUM RegisterUEPNUM (S:C7h)USB Endpoint Number

7	6	5	4	3	2	1	0
-	-	-	-	EPNUM3	EPNUM2	EPNUM1	EPNUM0
Bit Number	Bit Mnemo	nic Descri	otion				
7-4	-	Reserv The val	ed ue read from tl	hese bits is alv	ways 0. Do no	t set these bit	S.
3-0	EPNUM[3	:0] Set this reading Endpoi Low Re USB En Count I (S:C7h	Int Number field with the r or writing to, L nt X (X = EPNU nt Number), UE egister X (X = E hidpoint Numbe High Register λ) USB Endpoin ndpoint X Cont	JEPDATX Reg JM set in UEP BYCTLX Regis EPNUM set in sr), UBYCTHX ((X = EPNUM t Number) or 1	ister UEPDAT NUM Registe ster UBYCTL> UEPNUM Reg Register UBY I set in UEPN JEPCONX Re	X (S:CFh) US r UEPNUM (S ((S:E2h) USE gister UEPNU /CTHX (S:E3h UM Register U egister UEPC(B FIFO Data S:C7h) USB B Byte Count M (S:C7h) D USB Byte JEPNUM DNX (S:D4h)

Reset Value = 00h



Table 101. UBYCTHX Register

UBYCTHX (S:E3h)

USB Byte Count High Register X (X = EPNUM set in UEPNUM Register UEPNUM

7	6	5	4	3	2	1	0	
-	-	-	-	-	-	ВҮСТ9	ВҮСТ8	
Bit Number	Bit Mnemoni	c Descriptio	on					
7-2	-	Reserved The value	read from the	se bits is alwa	ays 0. Do not s	set these bits.		
2-0	BYCT[10:8]	Most Signi significant Byte Coun	The value read from these bits is always 0. Do not set these bits. Byte Count MSB Most Significant Byte of the byte count of a received data packet. The Least significant part is provided by UBYCTLX Register UBYCTLX (S:E2h) USB Byte Count Low Register X (X = EPNUM set in UEPNUM Register UEPNUM (S:C7h) USB Endpoint Number) (see Figure 100 on page 142).					

(S:C7h) USB Endpoint Number)

Reset Value = 00h





Table 110. WDTPRG Register

WDTPRG - Watchdog Timer Out Register (0A7h)

7	6	5	4	3	2	1	0
-	-	-	-	-	S2	S1	S0
Bit Number	Bit Mnemonic	Description					
7	-						
6	-						
5	-	Reserved The value rea	ad from this bi	t is undetermi	ned. Do not try	to set this bi	t.
4	-						
3	-						
2	S2	WDT Time-ou	ut select bit 2				
1	S1	WDT Time-ou	ut select bit 1				
0	S0	WDT Time-ou	ut select bit 0				
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	16384x2^(215 16384x2^(216 16384x2^(217 16384x2^(218 16384x2^(219 16384x2^(220	 1) machine 	cycles, 16.3 m cycles, 32.7 m cycles, 65.5 m cycles, 131 m cycles, 262 m cycles, 542 m cycles, 1.05 s cycles, 2.09 s	as at FOSC = as at FOSC = s at FOSC = s at FOSC = s at FOSC = at FOSC = 12	12 MHz 12 MHz 12 MHz 12 MHz 12 MHz 2 MHz

Reset value = XXXX X000

WDT During Power-down and Idle In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode the user does not need to service the WDT. There are 2 methods of exiting Power-down mode: by a hardware reset or via a level activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally should whenever the AT89C5131A-L is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service routine.

To ensure that the WDT does not overflow within a few states of exiting of power-down, it is better to reset the WDT just before entering power-down.

In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the AT89C5131A-L while in Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter Idle mode.



Reduced EMI Mode

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

Table 112. AUXR Register


AUXR - Auxiliary Register (8Eh)

7	6	5	4	3	2	1	0		
DPU	-	M0	-	XRS1	XRS0	EXTRAM	AO		
Bit Number	Bit Mnemonic	Description							
7	DPU	Disable Weak Pull Up Cleared to enabled weak pull up on standard Ports Set to disable weak pull up on standard Ports							
6	-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
5	MO	periods (defau	Pulse length Cleared to stretch MOVX control: the $\overline{\text{RD}}$ and the $\overline{\text{WR}}$ pulse length is 6 clock periods (default). Set to stretch MOVX control: the $\overline{\text{RD}}$ and the $\overline{\text{WR}}$ pulse length is 30 clock periods.						
4	-	Reserved The value rea	d from this bi	t is indetermin	ate. Do not se	t this bit.			
3	XRS1	ERAM Size							
2	XRS0	XRS1 XRS0 0 0 1 1 0 1 1	ERAM siz 256 bytes 512 bytes 768 bytes 1024 bytes	-					
1	EXTRAM	EXTRAM bit Cleared to acc Set to access		0	IOVX at Ri at	DPTR.			
0	AO	ALE Output I Cleared, ALE X2 mode is us Set, ALE is a	is emitted at a sed) (default).			cillator frequer ruction is usec			

Reset Value = 0X0X 1100b Not bit addressable



External Data Memory Read Cycle



Serial Port Timing - Shift Register Mode

Table 120. Symbol Description (F = 40 MHz)

Symbol	Parameter
T _{XLXL}	Serial port clock cycle time
T _{QVHX}	Output data set-up to clock rising edge
T _{XHQX}	Output data hold after clock rising edge
T _{XHDX}	Input data hold after clock rising edge
T _{XHDV}	Clock rising edge to input data valid

Table 121. AC Parameters for a Fix Clock (F = 40 MHz)

Symbol	Min	Мах	Units
T _{XLXL}	300		ns
T _{QVHX}	200		ns
T _{XHQX}	30		ns
T _{XHDX}	0		ns
T _{XHDV}		117	ns

Table 122. AU Latameters for a variable Olock	Table 122.	AC Parameters for a Variable Clock	
---	------------	------------------------------------	--

Symbol	Туре	Standard Clock	X2 Clock	X Parameter for -M Range	Units
T _{XLXL}	Min	12 T	6 T		ns
T _{QVHX}	Min	10 T - x	5 T - x	50	ns
T _{XHQX}	Min	2 T - x	T - x	20	ns
T _{XHDX}	Min	х	х	0	ns
T _{XHDV}	Max	10 T - x	5 T- x	133	ns



Timings


Test conditions: capacitive load on all pins= 50 pF. **Table 128.** SPI Interface Master AC Timing


V_{DD} = 2.7 to 5.5 V, T_A = -40 to +85°C

Slave Mode T _{CHCH} Clock Period 2 T _{CHCX} Clock High Time 0.8 T _{CLCX} Clock Low Time 0.8 T _{SLCH} , T _{SLCL} SS Low to Clock edge 100 T _{IVCL} , T _{IVCH} Input Data Valid to Clock Edge 50 T _{CLOV} , T _{CHIX} Input Data Hold after Clock Edge 50 T _{CLOV} , T _{CHOV} Output Data Hold Time after Clock Edge 0	T _{PER}
T _{CHCX} Clock High Time 0.8 T _{CLCX} Clock Low Time 0.8 T _{SLCH} , T _{SLCL} SS Low to Clock edge 100 T _{IVCL} , T _{IVCH} Input Data Valid to Clock Edge 50 T _{CLIX} , T _{CHIX} Input Data Hold after Clock Edge 50 T _{CLOV} , T _{CHOV} Output Data Valid after Clock Edge 50	
T _{CLCX} Clock Low Time 0.8 T _{SLCH} , T _{SLCL} SS Low to Clock edge 100 T _{IVCL} , T _{IVCH} Input Data Valid to Clock Edge 50 T _{CLIX} , T _{CHIX} Input Data Hold after Clock Edge 50 T _{CLOV} , T _{CHOV} Output Data Valid after Clock Edge 50	T _{PER}
T _{SLCH} , T _{SLCL} SS Low to Clock edge 100 T _{IVCL} , T _{IVCH} Input Data Valid to Clock Edge 50 T _{CLIX} , T _{CHIX} Input Data Hold after Clock Edge 50 T _{CLOV} , T _{CHOV} Output Data Valid after Clock Edge 50	
TIVCL, TIVCH Input Data Valid to Clock Edge 50 T _{CLIX} , T _{CHIX} Input Data Hold after Clock Edge 50 T _{CLOV} , T _{CHOV} Output Data Valid after Clock Edge 50	T _{PER}
T _{CLIX} , T _{CHIX} Input Data Hold after Clock Edge 50 T _{CLOV} , T _{CHOV} Output Data Valid after Clock Edge 50	ns
T _{CLOV} , T _{CHOV} Output Data Valid after Clock Edge 50	ns
	ns
T _{CLOX} , T _{CHOX} Output Data Hold Time after Clock Edge 0	ns
	ns
T _{CLSH} , T _{CHSH} SS High after Clock Edge 0	ns
T _{SLOV} SS Low to Output Data Valid 4T _{PER}	+20 ns
T _{SHOX} Output Data Hold after SS High 2T _{PER+}	-100 ns
T_{SHSL} \overline{SS} High to \overline{SS} Low $2T_{PER}+120$	
T _{ILIH} Input Rise Time 2	μs
T _{IHIL} Input Fall Time 2	μs
T _{OLOH} Output Rise time 100) ns
T _{OHOL} Output Fall Time 100) ns
Master Mode	
T _{CHCH} Clock Period 4	T _{PER}
T _{CHCX} Clock High Time 2T _{PER} -20	ns
T _{CLCX} Clock Low Time 2T _{PER} -20	ns
T _{IVCL} , T _{IVCH} Input Data Valid to Clock Edge 50	ns
T _{CLIX} , T _{CHIX} Input Data Hold after Clock Edge 50	ns
T _{CLOV,} T _{CHOV} Output Data Valid after Clock Edge 20	ns
T _{CLOX} , T _{CHOX} Output Data Hold Time after Clock Edge 0	ns


Note: T_{PER} is XTAL period when SPI interface operates in X2 mode or twice XTAL period when SPI interface operates in X1 mode.








Note: 1. SS handled by software using general purpose port pin.






SS handled by software using general purpose port pin.

52-lead PLCC

52 PINS PLCC



STANDARD NOTES FOR PLCC:

1/ CONTROLLING DIMENSIONS : INCHES


2/ DIMENSIONING AND TOLERANCING PER ANSI Y 14.5M - 1982.

3/ "D" AND "E1" DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTUSIONS. MOLD FLASH OR PROTUSIONS SHALL NOT EXCEED 0.20 mm (.008 INCH) PER SIDE.





28-lead SO



	MM		I NCH	
A	2.35	2.65	. 093	. 104
A1	0.10	0.30	. 004	. 012
В	0.35	0.49	. 014	.019
С	0.23	0.32	. 009	. 013
D	17.70	18.10	. 697	. 713
E	7.40	7.60	. 291	. 299
e	1.27	BSC	. 050	BSC
н	10.00	10.65	. 394	. 419
h	0.25	0.75	. 010	. 029
L	0.40	1.27	. 016	.050
N	28		28	
۵	0 °		8°	



Features	1
Description	2
Block Diagram	3
Pinout Description	4
Pinout	4
Signals	6
Typical Application	. 11
Recommended External components	11
PCB Recommandations	
Clock Controller	. 13
Introduction	
Oscillator	
PLL	14
Registers	16
SFR Mapping	. 18
Dual Data Pointer Register	. 25
5	
Program/Code Memory	
Program/Code Memory External Code Memory Access	. 27 27
Program/Code Memory External Code Memory Access Flash Memory Architecture	. 27 27 28
Program/Code Memory External Code Memory Access Flash Memory Architecture Overview of FM0 Operations	. 27 27 28 29
Program/Code Memory External Code Memory Access Flash Memory Architecture	. 27 27 28 29
Program/Code Memory External Code Memory Access Flash Memory Architecture Overview of FM0 Operations	. 27 27 28 29 35
Program/Code Memory External Code Memory Access Flash Memory Architecture Overview of FM0 Operations Registers	. 27 27 28 29 35 36
Program/Code Memory External Code Memory Access Flash Memory Architecture Overview of FM0 Operations Registers Flash EEPROM Memory	. 27 27 28 29 35 36
Program/Code Memory External Code Memory Access Flash Memory Architecture Overview of FM0 Operations Registers Flash EEPROM Memory General Description	. 27 27 28 29 35 35 36 36
Program/Code Memory External Code Memory Access Flash Memory Architecture. Overview of FM0 Operations Registers. Flash EEPROM Memory General Description Features	. 27 27 28 29 35 35 36 36 36 36
Program/Code Memory External Code Memory Access Flash Memory Architecture. Overview of FM0 Operations Registers. Flash EEPROM Memory General Description Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status	. 27 27 28 29 35 36 36 36 36 37 40
Program/Code Memory External Code Memory Access Flash Memory Architecture. Overview of FM0 Operations Registers. Flash EEPROM Memory General Description Features Flash Programming and Erasure Flash Registers and Memory Map	. 27 27 28 29 35 36 36 36 36 37 40
Program/Code Memory External Code Memory Access Flash Memory Architecture. Overview of FM0 Operations Registers. Flash EEPROM Memory General Description Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status	. 27 27 28 29 35 36 36 36 36 36 37 40 40
Program/Code Memory External Code Memory Access Flash Memory Architecture Overview of FM0 Operations Registers Flash EEPROM Memory General Description Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization	. 27 27 28 29 35 36 36 36 36 36 36 36 37 40 40 41
Program/Code Memory External Code Memory Access Flash Memory Architecture. Overview of FM0 Operations Registers Flash EEPROM Memory General Description Features. Flash Programming and Erasure. Flash Registers and Memory Map Flash Memory Status Memory Organization EEPROM Data Memory. Description Write Data in the Column Latches	. 27 27 28 29 35 36 36 36 36 36 36 37 40 41 41 41
Program/Code Memory External Code Memory Access Flash Memory Architecture. Overview of FM0 Operations Registers. Flash EEPROM Memory General Description Features. Flash Programming and Erasure. Flash Registers and Memory Map. Flash Memory Status. Memory Organization Description. Write Data in the Column Latches Programming	. 27 27 28 29 35 36 36 36 36 36 36 36 36 36 36 36 40 40 41 41 41
Program/Code Memory External Code Memory Access Flash Memory Architecture. Overview of FM0 Operations Registers. Flash EEPROM Memory General Description Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization EEPROM Data Memory Write Data in the Column Latches Programming Read Data	. 27 27 28 29 35 36 36 36 36 36 36 36 36 36 36 40 41 41 41 41
Program/Code Memory External Code Memory Access Flash Memory Architecture. Overview of FM0 Operations Registers. Flash EEPROM Memory General Description Features. Flash Programming and Erasure. Flash Registers and Memory Map. Flash Memory Status. Memory Organization Description. Write Data in the Column Latches Programming	. 27 27 28 29 35 36 36 36 36 36 36 36 36 36 36 40 41 41 41 41



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically providedotherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel'sAtmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2007. All rights reserved. Atmel[®], logo and combinations thereof, are registered trademarks, and Everywhere You Are[®] are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

