



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	16MHz
Connectivity	SPI, UART/USART, USI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	54
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega165p-16au



1. Pin Configurations

Figure 1-1. Pinout ATmega165P



Note: The large center pad underneath the QFN/MLF packages is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.

1.1 Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

2. Overview

The ATmega165P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega165P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega165P provides the following features: 16 Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 1 Kbyte SRAM, 53 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, Universal Serial Interface with Start Condition Detector, an 8-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega165P is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega165P AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

2.2 Pin Descriptions

2.2.1 VCC

Digital supply voltage.

2.2.2 GND

Ground.

2.2.3 Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

2.2.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega165P as listed on "Alternate Functions of Port B" on page 69.

2.2.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

2.2.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega165P as listed on "Alternate Functions of Port D" on page 72.

2.2.7 Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up





resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega165P as listed in Chapter "Alternate Functions of Port E" on page 73.

2.2.8 Port F (PF7:PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface, see "Alternate Functions of Port F" on page 75.

2.2.9 Port G (PG5:PG0)

Port G is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega165P as listed in Chapter "Alternate Functions of Port G" on page 77.

2.2.10 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 26-4 on page 302. Shorter pulses are not guaranteed to generate a reset.

2.2.11 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.2.12 XTAL2

Output from the inverting Oscillator amplifier.

2.2.13 AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

2.2.14 AREF

This is the analog reference pin for the A/D Converter.

3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.





4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	-	_	_	=	_	-	-	Ţ.
(0xFE)	Reserved	_	_	_	_	_	_	_	_	
(0xFD)	Reserved	-	-	_	-	-	_	-	_	
(0xFC)	Reserved	-	-	_	_	-	_	-	_	
(0xFB)	Reserved	-	=	-	-	-	-	-	-	
(0xFA)	Reserved	-	-	-	-	-	-	-	-	
(0xF9)	Reserved	-	-	-	-	-	-	-	-	
(0xF8)	Reserved	-	-	-	-	-	-	-	-	
(0xF7)	Reserved	-	-	_	-	-	_	-	-	
(0xF6)	Reserved	-	-	-	-	-	-	-	_	
(0xF5) (0xF4)	Reserved Reserved	_	_	_	_	_		_	_	
(0xF3)	Reserved	_	_	_	_	_	_	_	_	
(0xF2)	Reserved	_	_	_	_	_	_	_	_	
(0xF1)	Reserved	-	_	_	_	_	_	_	_	
(0xF0)	Reserved	_	-	_	_	-	-	-	_	
(0xEF)	Reserved	_	-	_	_	-	_	-	_	
(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	-	_	-	-	-	-	-	
(0xEA)	Reserved	-	-	_	-	-	-	-	-	
(0xE9)	Reserved	-	-	_	-	-	_	_	_	
(0xE8)	Reserved	-	_	_	_	_	_	_	-	
(0xE7) (0xE6)	Reserved Reserved	_	_		_	_	_	_	-	
(0xE5)	Reserved									
(0xE4)	Reserved	_	_	_	_	_	_	_	_	
(0xE3)	Reserved	_	_	_	_	_	_	_	_	
(0xE2)	Reserved	-	-	=	-	-	-	-	-	
(0xE1)	Reserved	-	-	_	_	-	_	-	_	
(0xE0)	Reserved	-	=	-	-	-	-	-	-	
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	Reserved	-	-	_	-	-	-	-	-	
(0xDC)	Reserved	-	-	-	_	_	_	_	-	
(0xDB) (0xDA)	Reserved Reserved	_	_	_	_	_	_	_	-	
(0xDA) (0xD9)	Reserved								_	
(0xD8)	Reserved	_	_	_	_	_	_	_	_	
(0xD7)	Reserved	_	_	_	_	_	_	_	_	
(0xD6)	Reserved	_	-	_	_	-	-	-	_	
(0xD5)	Reserved	-	-	_	-	-	_	-	-	
(0xD4)	Reserved	-	-	_	-	-	-	-	-	
(0xD3)	Reserved	-	-	-	-	-	-	-	-	
(0xD2)	Reserved	-	_	-	-	_	-	-	-	
(0xD1)	Reserved	-	-	-	-	-	-	_	_	
(0xD0)	Reserved	-	-	_	-	-	-	-	-	
(0xCF)	Reserved	-	-	-	-	-	-	-	-	
(0xCE) (0xCD)	Reserved Reserved	_	_	_	_	_	_	_	_	
(0xCD)	Reserved	_	_	_	_	_	_	_	-	
(0xCC)	Reserved	_	_	_	_	_	_	_	-	
(0xCA)	Reserved	-	-	-	-	-	-	-	-	
(0xC9)	Reserved	-	-	-	-	-	-	-	-	
(0xC8)	Reserved	-	-	-	-	-	-	-	-	
(0xC7)	Reserved	=	=	=	=	=	=	-	-	
(0xC6)	UDR0				USARTO I/O	Data Register				183
(0xC5)	UBRR0H							Rate Register Higl	า	187
(0xC4)	UBRR0L					Rate Register Lo				187
(0xC3)	Reserved	-	-	-	-	-	-	-	-	
(0xC2)	UCSR0C	- DVCIEO	UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	183
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	183
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	183

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	_	_	_	_	_	_	_	_	
(0xBE)	Reserved	_	_	_	_	_	_	_	_	
(0xBD)	Reserved	-	-	-	-	-	_	-	-	
(0xBC)	Reserved	_	_	_	_	_	_	_	-	
(0xBB)	Reserved	-	-	-	-	-	-	-	-	
(0xBA)	USIDR		1	1	USI Da	ta Register	1	T	•	196
(0xB9)	USISR	USISIF	USIOIF	USIPF	USIDC	USICNT3	USICNT2	USICNT1	USICNT0	196
(0xB8)	USICR	USISIE	USIOIE	USIWM1	USIWM0	USICS1	USICS0	USICLK	USITC	197
(0xB7)	Reserved ASSR	-		_	EXCLK	_ ACO	TCN2UB	OCR2UB	TCR2UB	140
(0xB6) (0xB5)	Reserved	_	-	_	- EXCLN	AS2	-	– UCR2UB	- TCR20B	146
(0xB4)	Reserved	_	_	_	_	_	_	_	_	
(0xB3)	OCR2A			Tim	ner/Counter2 Out	out Compare Reg	ister A			145
(0xB2)	TCNT2				Timer/Co	unter2 (8-bit)				145
(0xB1)	Reserved	-	=	_	=	_	_	=	=	
(0xB0)	TCCR2A	FOC2A	WGM20	COM2A1	COM2A0	WGM21	CS22	CS21	CS20	143
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	Reserved	-	-	_	-	-	-	-	-	
(0xAC)	Reserved	-	-	_	-	_	-	-	-	
(0xAB) (0xAA)	Reserved Reserved	_	_	-	_	_	-	_	_	
(0xAA) (0xA9)	Reserved	_	_	_	_	_	_	_	_	
(0xA9)	Reserved	_	_	_	_	_	_	=	_	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	_	_	_	_	-	-	
(0xA4)	Reserved	-	-	-		-	-	_	-	
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	Reserved	-	-	-	-	-	-	-	-	
(0xA1)	Reserved	-	-	_	_	_	_	_	-	
(0xA0)	Reserved	-	-	_	-	_	_	-	-	
(0x9F) (0x9E)	Reserved Reserved	_	_	_	_	_	-	_	_	
(0x9D)	Reserved	_	_			_		_	_	
(0x9C)	Reserved	_	_	_	_	_	_	_	_	
(0x9B)	Reserved	-	-	-	-	-	_	-	-	
(0x9A)	Reserved	_	_	_	_	_	_	_	-	
(0x99)	Reserved	-	=	-	-	-	-	-	-	
(0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x97)	Reserved	-	-	-	-	-	-	-	-	
(0x96)	Reserved	-	-	_	_	_	_	-	-	
(0x95)	Reserved	-	_	-	_	-	_	-	-	
(0x94) (0x93)	Reserved Reserved	-	-	-	_	-	-	_	-	
(0x93) (0x92)	Reserved	_	_	_	_	_	_	_	_	
(0x91)	Reserved	_	_	_	_	_	_	_	_	
(0x90)	Reserved	=	=	_	=	=	=	=	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	=	=	=	=	=	=	-	
(0x8D)	Reserved	-	-	_	-	-	-	-	-	
(0x8C)	Reserved	-	-	-	-	-	-	-	-	
(0x8B)	OCR1BH				· · ·	ompare Register				123
(0x8A)	OCR1BL					compare Register				123
(0x89)	OCR1AH OCR1AL					ompare Register				123 123
(0x88) (0x87)	ICR1H					compare Register Capture Register	•			123
(0x86)	ICR1L					Capture Register				124
(0x85)	TCNT1H					unter Register Hig				123
(0x84)	TCNT1L					unter Register Lo	· ·			123
(0x83)	Reserved	-	-	_	-	-	-	-	-	
(0x82)	TCCR1C	FOC1A	FOC1B	-	-	-	-	-	-	122
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	121
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	119
(0x7F)	DIDR1	_	-	-	-	-	-	AIN1D	AIN0D	203
(0x7E)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	221



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	Reserved	-	-	-	-	_	-	-	_	
0x1A (0x3A)	Reserved	-	-		-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	_	_	_	_	_	_	-	_	
0x17 (0x37)	TIFR2	-	-	-	-	-	-	OCF2A	TOV2	146
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	125
0x15 (0x35)	TIFR0	-	-	-	-	-	-	OCF0A	TOV0	96
0x14 (0x34)	PORTG	_	-	PORTG5	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	81
0x13 (0x33)	DDRG	-	-	DDG5	DDG4	DDG3	DDG2	DDG1	DDG0	81
0x12 (0x32)	PING	-	_	PING5	PING4	PING3	PING2	PING1	PING0	81
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	81
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	81
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	81
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	80
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	80
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	81
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	80
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	80
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	80
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	80
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	80
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	80
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	79
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	79
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	79
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	79
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	79
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	79

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega165P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.





5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS	3		•	
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 − Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd − 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR SER	Rd Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$ $Rd \leftarrow 0xFF$	Z,N,V	1
MUL	Rd, Rr	Set Register Multiply Unsigned		None Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$ $R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUCT	,	, signature of the state of the			_
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if $(T = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared Branch if Overflow Flag is Set	if (T = 0) then PC \leftarrow PC + k + 1 if (V = 1) then PC \leftarrow PC + k + 1	None None	1/2
BRVS					

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	ı	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	H	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I		T	T = : -	T	1
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD LD	Rd, X Rd, X+	Load Indirect Load Indirect and Post-Inc.	$Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X + 1$	None None	2 2
LD LD LD	Rd, X Rd, X+ Rd, - X	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$\begin{aligned} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \end{aligned}$	None None None	2 2 2
LD LD LD	Rd, X Rd, X+ Rd, - X Rd, Y	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect	$\begin{aligned} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \end{aligned}$	None None None	2 2 2 2
LD LD LD LD	Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect Load Indirect and Post-Inc.	$\begin{aligned} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \end{aligned}$	None None None None None	2 2 2 2 2 2
LD LD LD LD LD	Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$\begin{aligned} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \end{aligned}$	None None None None None None None	2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$\begin{aligned} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \end{aligned}$	None None None None None None None None	2 2 2 2 2 2 2 2
LD L	Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect	$ \begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ \end{array} $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2
LD L	Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, - Y Rd, - Y Rd, Z Rd, Z Rd, Z+	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2
LD L	Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, - Y Rd, - Y Rd, Z Rd, Z Rd, Z+ Rd, -Z	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD L	Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z Rd, Z Rd, Z+ Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD L	Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, K	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD L	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, Z+ Rd, X+q Rd, k X, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD L	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+q Rd, K X, Rr X+, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD L	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd,Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z- Rd, Z- Rd, X- Rd, X	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow R$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD L	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd,Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z- Rd, Z- Rd, X- Rd, X	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, Z Rd, Z+ Rd, Z- Rd, Z- Rd, Z+ Rd, Z- Rd, X- Rd, X	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, X+ Rf, -Z Rd, X+ Rf, -X, Rr -X, Rr -X, Rr -X, Rr -Y, Rr -Y, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z+ Rd, Z- Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+ RT Rd, -Z Rd, X+ RT Rd, -Z Rd, Rd, R Rd,	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, Z Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+ RT	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect with Displacement	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z+q, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect with Displacement Store Indirect with Displacement	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X + q) \\ $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, Z+ Rd, X- Rd, X- Rd, X- Rd, X- Rd, X- Rf, X- Rf, X- Rf -X, Rr -X, Rr -Y, Rr -Z, Rr -Z, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\ Rd $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z+ Rd, Z- Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+q, Rr Z+q, Rr Z+q, Rr Z+q, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect sith Displacement Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect sith Displacement Store Indirect Store Indirect sith Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X) \\ $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, Z+ Rd, X- Rd, X- Rd, X- Rd, X- Rd, X- Rf, X- Rf, X- Rf -X, Rr -X, Rr -Y, Rr -Z, Rr -Z, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect sind Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X) \\ $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD ST	Rd, X Rd, X+ Rd, -X Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z+ Rd, Z- Rd, Z- Rd, Z- Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+, Rr - Y, Rr Z+, Rr Z+q, Rr K, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store Indirec	$ \begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X) \leftarrow (X + q) \\ Rd \leftarrow (X$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z- Rd, Z- Rd, Z- Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+q,Rr Z+q,Rr Z+q,Rr K, Rr Z+q,Rr Rd, Z	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store In	$ \begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X) \leftarrow (X + q) \\ Rd \leftarrow (X + q$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z+ Rd, Z- Rd, Z- Rd, Z- Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+, Rr - Y, Rr Z+, Rr Z+q, Rr K, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect with Displacement Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory Load Program Memory and Post-Inc	$ \begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (X) \\ Rd \leftarrow (X), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (X) \\ Rd \leftarrow (X), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (X) \\ Rd \leftarrow (X), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (X) \\ Rd \leftarrow (X), Z \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (X) \leftarrow$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z- Rd, Z- Rd, Z- Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+q,Rr Z+q,Rr Z+q,Rr K, Rr Z+q,Rr Rd, Z	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store In	$ \begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X) \leftarrow (X + q) \\ Rd \leftarrow (X + q$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2





Mnemonics	Operands	Description	Operation	Flags	#Clocks
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	STRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Ordering Information

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
8	1.8V - 5.5V	ATmega165PV-8AU ATmega165PV-8MU	64A 64M1	Industrial (-40°C to 85°C)
16	2.7V - 5.5V	ATmega165P-16AU ATmega165P-16MU	64A 64M1	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. $\rm V_{\rm CC}$, see Figure 26-1 on page 299 and Figure 26-2 on page 300.


Package Type						
64A	64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)					
64M1	64-pad, 9 × 9 × 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)					





7. Packaging Information

7.1 64A





COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е		0.80 TYP		

Notes


- 1. This package conforms to JEDEC reference MS-026, Variation AEB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

3. Lead coplanarity is 0.10 mm maximum.

201	0-1	0-20	C
-----	-----	------	---

2005 0 1 1 1 1 1 1	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	64A, 64-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	64A	С

7.2 64M1





- 8. Errata
- 8.1 ATmega165P Rev. G

No known errata.

8.2 ATmega165P Rev. A to F

Not sampled.

9. Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision.

9.1 Rev. K 11/10

- 1. Removed "Not recommended for new designs" from the front page.
- 2. Updated the last page according to the new Atmel Brand Style Guide.

9.2 Rev. J 08/10

- 1. Removed Reference to LCD Controller in Table 8-1 on page 36.
- 2. Updated "Performing a Page Write" on page 258.
- 3. Minimum wait delay for tWD_EEPROM, in Table 25-14, "Minimum Wait Delay Before Writing the Next Flash or EEPROM Location," on page 281, has been changed to 3.6ms.
- 4. Updated according to Atmel document standard.

9.3 Rev. I 08/07

- 1. Updated "Features" on page 1.
- 2. Updated bit description in "SREG AVR Status Register" on page 14.
- 3. Updated "Starting a Conversion" on page 206.
- 4. Updated Table 21-6 on page 221.
- 5. Updated "System and Reset Characteristics" on page 302.
- 6. Updated representation of bit fields, that is, from WGM13:0 to WGM1[3:0].

9.4 Rev. H 11/06

- 1. Updated "Low-frequency Crystal Oscillator" on page 30.
- 2. Updated Table 26-6 on page 303.
- 3. Updated note in Table 26-6 on page 303.

9.5 Rev. G 09/06

- 1. Updated "Calibrated Internal RC Oscillator" on page 28.
- 2. Updated "System Control and Reset" on page 43.
- 3. Updated Table 7-9 on page 31 and Table 7-10 on page 31.





- 4. Added note for Table 25-15 on page 282.
- 5. Updated "Parallel Programming Characteristics" on page 279.
- 6. Updated "Electrical Characteristics" on page 297.

9.6 Rev. F 08/06

- 1. Updated Table 12-12 on page 76.
- 2. Updated "DC Characteristics" on page 297.

9.7 Rev. E 08/06

- 1. Updated "Low-frequency Crystal Oscillator" on page 30.
- 2. Updated "Device Identification Register" on page 230.
- 3. Updated "Signature Bytes" on page 269.
- 4. Added Table 25-6 on page 269.

9.8 Rev. D 07/06

- 1. Updated "Register Description" on page 79.
- 2. Updated "Fast PWM Mode" on page 88.
- 3. Updated "Fast PWM Mode" on page 111.
- 4. Updated Features in "USI Universal Serial Interface" on page 188.
- 5. Added "Clock speed considerations" on page 195.
- Updated Table 13-2 on page 93, Table 13-4 on page 94, Table 14-2 on page 119, Table 14-3 on page 120, Table 14-4 on page 121, Table 16-2 on page 143 and Table 16-4 on page 144.
- 7. Updated "UCSRnC USART Control and Status Register n C" on page 185.
- 8. Updated "Register Summary" on page 8.

9.9 Rev. C 06/06

- Updated typos.
- 2. Updated "Calibrated Internal RC Oscillator" on page 28.
- 3. Updated "OSCCAL Oscillator Calibration Register" on page 34.
- 4. Added Table 26-2 on page 301.

9.10 Rev. B 04/06

- 1. Updated "Calibrated Internal RC Oscillator" on page 28.
- 1. Updated "Sleep Modes" on page 36.

9.11 Rev. A 03/06

1. Initial revision.





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: (+1)(408) 441-0311 **Fax**: (+1)(408) 487-2600

www.atmel.com

Atmel Asia Limited

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG **Tel**: (+852) 2245-6100

Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus
Parkring 4
D-85748 Garching b. Munich
GERMANY

Tel: (+49) 89-31970-0 **Fax**: (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN

Tel: (+81)(3) 3523-3551 **Fax**: (+81)(3) 3523-7581

© 2010 Atmel Corporation. All rights reserved. / Rev. CORP072610

Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.